summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/SelectionDAG
Commit message (Expand)AuthorAgeFilesLines
...
* [TargetLowering] Add buildLegalVectorShuffle facility to help build legal shu...Amaury Sechet2019-08-282-68/+66
* [DAGCombine] Remove LoadedSlice::Cost default 'ForCodeSize' constructor argum...Simon Pilgrim2019-08-281-3/+3
* DAG: computeNumSignBits for MULMatt Arsenault2019-08-271-0/+12
* [DAGCombiner] cancel fnegs from multiplied operands of FMASanjay Patel2019-08-271-15/+29
* [DAGCombiner] Add node to the worklist in topological order in parallelizeCha...Amaury Sechet2019-08-271-4/+4
* [DAGCombiner] Add node to the worklist in topological order after relegalizat...Amaury Sechet2019-08-271-1/+1
* [SelectionDAGBuilder] Hide existence of ConstantDataVector vector from visitG...Craig Topper2019-08-271-6/+5
* [SelectionDAGBuilder] Fix typo in comment. NFCCraig Topper2019-08-271-1/+1
* Revert r369927 - [DAGCombiner] Remove a bunch of redundant AddToWorklist calls.Richard Trieu2019-08-271-20/+121
* [DAGCombiner][X86] Teach SimplifyVBinOp to fold VBinOp (concat X, undef/const...Craig Topper2019-08-261-17/+19
* [DAGCombiner] Remove a bunch of redundant AddToWorklist calls.Amaury Sechet2019-08-261-121/+20
* [X86][DAGCombiner] Teach narrowShuffle to use concat_vectors instead of inser...Craig Topper2019-08-251-0/+31
* [SDAG] Fold umul_lohi with 0 or 1 multiplicandNikita Popov2019-08-251-0/+12
* Do a sweep of symbol internalization. NFC.Benjamin Kramer2019-08-231-2/+3
* [SelectionDAG][X86] Enable iX SimplifyDemandedBits to vXi1 SimplifyDemandedVe...Craig Topper2019-08-231-3/+1
* [DAGCombine] GetNegatedExpression - add FMA\FMAD supportSimon Pilgrim2019-08-231-1/+52
* [DAGCombiner] Remove explicit call to AddToWorklist in sqrt and reciprocal co...Amaury Sechet2019-08-221-32/+1
* [TargetLowering] Remove optional arguments passing to makeLibCallShiva Chen2019-08-225-85/+157
* [DAGCombiner] Remove mostly redundant calls to AddToWorklistAmaury Sechet2019-08-211-2/+1
* [DAGCombiner] Various nits. NFCAmaury Sechet2019-08-211-4/+2
* [DAGCombiner][X86] Teach visitCONCAT_VECTORS to combine (concat_vectors (conc...Craig Topper2019-08-201-0/+9
* [TargetLowering] x s% C == 0 fold: vector divisor with INT_MIN handlingRoman Lebedev2019-08-191-13/+66
* [SelectionDAG] Add a node creation debug message to getMachineNode.Craig Topper2019-08-181-0/+1
* [DAGCombiner] Add simple folds for SMULFIX/UMULFIX/SMULFIXSATBjorn Pettersson2019-08-161-0/+27
* Apply llvm-prefer-register-over-unsigned from clang-tidy to LLVMDaniel Sanders2019-08-154-11/+12
* [llvm] Migrate llvm::make_unique to std::make_uniqueJonas Devlieghere2019-08-152-2/+2
* Remove SmallBitVector.h include. NFCI.Simon Pilgrim2019-08-151-1/+0
* Remove BitVector.h include. NFCI.Simon Pilgrim2019-08-151-1/+0
* [DAGCombine] MergeConsecutiveStores - fix cppcheck/MSVC extension warning. NFCI.Simon Pilgrim2019-08-151-1/+1
* [SDAG][x86] check for relaxed math when matching an FP reductionSanjay Patel2019-08-151-2/+15
* Add ptrmask intrinsicFlorian Hahn2019-08-151-0/+11
* [SelectionDAGBuilder] Teach gather/scatter getUniformBase to look through vec...Craig Topper2019-08-141-2/+7
* [SDAG] move variable closer to use; NFCSanjay Patel2019-08-141-1/+1
* [CodeGen][SelectionDAG] More efficient code for X % C == 0 (SREM case)Roman Lebedev2019-08-131-5/+221
* [TargetLowering][NFC] prepareUREMEqFold(): fixup commentRoman Lebedev2019-08-131-1/+1
* Revert r368276 "[TargetLowering] SimplifyDemandedBits - call SimplifyMultiple...Hans Wennborg2019-08-131-11/+0
* [TargetLowering] SimplifyDemandedBits - call SimplifyMultipleUseDemandedBits ...Simon Pilgrim2019-08-121-0/+5
* [SelectionDAG] Widen vector results of SMULFIX/UMULFIX/SMULFIXSATBjorn Pettersson2019-08-113-0/+27
* [DAGCombiner] exclude x*2.0 from normal negation profitability rulesSanjay Patel2019-08-091-0/+5
* [DAGCombiner] remove redundant fold for X*1.0; NFCSanjay Patel2019-08-091-4/+0
* [SelectionDAG][X86] Move setcc mask splitting for mload/mstore/mgather/mscatt...Craig Topper2019-08-083-282/+38
* [LegalizeTypes] Remove SplitVSETCC helper and just call SplitVecRes_SETCC.Craig Topper2019-08-081-18/+1
* [TargetLowering] SimplifyDemandedBits - call SimplifyMultipleUseDemandedBits ...Simon Pilgrim2019-08-081-0/+11
* Recommit "[MS] Emit S_HEAPALLOCSITE debug info in Selection DAG"Amy Huang2019-08-072-0/+11
* [TargetLowering] SimplifyDemandedBits - call SimplifyMultipleUseDemandedBits ...Simon Pilgrim2019-08-071-4/+19
* [GISel]: Add GISelKnownBits analysisAditya Nandakumar2019-08-061-0/+6
* [TargetLowering] SimplifyMultipleUseDemandedBits - return UNDEF for undemande...Simon Pilgrim2019-08-061-1/+10
* [Strict FP] Allow custom operation actionsUlrich Weigand2019-08-062-39/+41
* [SelectionDAG] Extend base addressing modes supported by MGATHER/MSCATTERCullen Rhodes2019-08-065-30/+49
* CodeGen: Migration to using RegisterMatt Arsenault2019-08-061-5/+5
OpenPOWER on IntegriCloud