summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp
Commit message (Expand)AuthorAgeFilesLines
* Bug fix. Passive nodes are not in SUnitMap.Evan Cheng2007-11-091-3/+6
* Add pseudo dependency to force two-address instruction to be scheduled afterEvan Cheng2007-11-061-2/+5
* One mundane change: Change ReplaceAllUsesOfValueWith to *optionally* Chris Lattner2007-10-151-4/+2
* EXTRACT_SUBREG coalescing support. The coalescer now treats EXTRACT_SUBREG likeEvan Cheng2007-10-121-0/+13
* Fix a typo in a comment.Dan Gohman2007-10-051-1/+1
* Chain producing nodes cannot be moved, not chain reading nodes.Evan Cheng2007-10-051-5/+7
* Oops. Didn't mean to leave this in.Evan Cheng2007-10-051-1/+0
* If a node that defines a physical register that is expensive to copy. TheEvan Cheng2007-10-051-19/+132
* If two instructions are both two-address code, favors (schedule closer toEvan Cheng2007-09-281-3/+20
* Remove a poor scheduling heuristic.Evan Cheng2007-09-281-34/+5
* Trim some unneeded fields.Evan Cheng2007-09-281-17/+8
* Avoid inserting a live register more than once.Evan Cheng2007-09-271-8/+18
* Boogs.Evan Cheng2007-09-271-10/+10
* Be smarter about which node to force schedule. Reduce # of duplications + cop...Evan Cheng2007-09-271-84/+120
* Backtracking only when it won't create a cycle.Evan Cheng2007-09-271-23/+35
* - Move getPhysicalRegisterRegClass() from ScheduleDAG to MRegisterInfo.Evan Cheng2007-09-261-65/+145
* Added major new capabilities to scheduler (only BURR for now) to support phys...Evan Cheng2007-09-251-71/+398
* Use struct SDep instead of std::pair for SUnit pred and succ lists. First stepEvan Cheng2007-09-191-22/+22
* Bug fixes.Evan Cheng2007-09-131-4/+4
* Minor cleanups to reduce some spurious differences between differentDan Gohman2007-08-201-9/+11
* Skeleton of post-RA scheduler; doesn't do anything yet.Dale Johannesen2007-07-131-1/+1
* Remove unused variables.David Greene2007-06-291-3/+0
* Remove unnecessary attributions in comments.David Greene2007-06-291-1/+1
* Remove the "special tie breaker" because it resulted in inconsistentDavid Greene2007-06-291-10/+12
* std::set is really really terrible. Switch to SmallPtrSet to reduce compile t...Evan Cheng2007-06-221-4/+4
* Fix a typo in a comment.Dan Gohman2007-04-261-1/+1
* Estimate a cost using the possible number of scratch registers required and useEvan Cheng2007-03-141-9/+47
* Try schedule def + use closer whne Sethi-Ullman numbers are the same.Evan Cheng2007-03-131-6/+38
* switch the sched unit map over to use a DenseMap instead of std::map. ThisChris Lattner2007-02-031-5/+5
* Fit in 80 columnsChris Lattner2007-02-011-5/+7
* Naming consistency.Evan Cheng2007-01-081-25/+27
* Fix for PR1075: bottom-up register-reduction scheduling actually increases re...Evan Cheng2007-01-081-120/+72
* Removing even more <iostream> includes.Bill Wendling2006-12-071-16/+15
* Match TargetInstrInfo changes.Evan Cheng2006-12-011-8/+4
* Remove dead code; added a missing null ptr check.Evan Cheng2006-11-061-32/+1
* Changes to use operand constraints to process two-address instructions.Evan Cheng2006-11-041-44/+128
* silence warningChris Lattner2006-11-031-35/+0
* For PR786:Reid Spencer2006-11-021-2/+0
* Clean up.Evan Cheng2006-11-011-5/+11
* CopyFromReg starts a live range so its use should not be considered a floater.Evan Cheng2006-11-011-1/+1
* Debug tweak.Evan Cheng2006-10-141-2/+2
* s|llvm/Support/Visibility.h|llvm/Support/Compiler.h|Chris Lattner2006-08-271-1/+1
* switch the SUnit pred/succ sets from being std::sets to being smallvectors.Chris Lattner2006-08-171-30/+30
* Final polish on machine pass registries.Jim Laskey2006-08-021-1/+1
* 1. Change use of "Cache" to "Default".Jim Laskey2006-08-011-2/+4
* Introducing plugable register allocators and instruction schedulers.Jim Laskey2006-08-011-4/+14
* Use an enumeration to eliminate data relocations.Jim Laskey2006-07-211-1/+1
* Use hidden visibility to make symbols in an anonymous namespace getChris Lattner2006-06-281-2/+4
* Shave another 27K off libllvmgcc.dylib with visibility hiddenChris Lattner2006-06-281-1/+2
* Make sure the register pressure reduction schedulers work for non-uniformEvan Cheng2006-05-301-12/+14
OpenPOWER on IntegriCloud