summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGEmit.cpp
Commit message (Expand)AuthorAgeFilesLines
* Experimental post-pass scheduling support. Post-pass schedulingDan Gohman2008-11-191-717/+0
* For post-regalloc scheduling, remove the instructions from the blockDan Gohman2008-11-141-0/+6
* Initial support for carrying MachineInstrs in SUnits.Dan Gohman2008-11-141-0/+10
* Remove the FlaggedNodes member from SUnit. Instead of requiring each SUnitDan Gohman2008-11-131-2/+7
* Make the Node member of SUnit private, and add accessors.Dan Gohman2008-11-131-3/+3
* Change ScheduleDAG's DAG member from a reference to a pointer, to prepareDan Gohman2008-11-131-2/+2
* Next round of earlyclobber handling. Approach theDale Johannesen2008-09-241-18/+5
* Add a bit to mark operands of asm's that conflictDale Johannesen2008-09-171-5/+18
* When converting a CopyFromReg to a copy instruction, use the register class o...Evan Cheng2008-09-161-5/+24
* Reverting r56249. On further investigation, this functionality isn't needed.Bill Wendling2008-09-161-2/+3
* - Change "ExternalSymbolSDNode" to "SymbolSDNode".Bill Wendling2008-09-161-3/+2
* Change ConstantSDNode and ConstantFPSDNode to use ConstantInt* andDan Gohman2008-09-121-1/+1
* Pass "earlyclobber" bit through to machineDale Johannesen2008-09-121-0/+7
* Rename ConstantSDNode::getValue to getZExtValue, for consistencyDan Gohman2008-09-121-5/+6
* Move the code that inserts copies for function livein registersDan Gohman2008-09-051-102/+0
* Revert r55817. It broke PIC. FastISel will need to find a differentDan Gohman2008-09-051-3/+1
* In FastISel mode, the scheduler may be invoked multiple timesDan Gohman2008-09-051-1/+3
* Separate MachineInstr-emitting routines from actual schedulingDan Gohman2008-09-031-0/+771
OpenPOWER on IntegriCloud