summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp
Commit message (Expand)AuthorAgeFilesLines
* [DAG] Remove redundant FMUL in Newton-Raphson SQRT codeSanjay Patel2016-06-161-53/+86
* Revert "Preserve DebugInfo when replacing values in DAGCombiner"Nirav Dave2016-06-151-0/+2
* Preserve DebugInfo when replacing values in DAGCombinerNirav Dave2016-06-151-2/+0
* Pass DebugLoc and SDLoc by const ref.Benjamin Kramer2016-06-121-35/+33
* Avoid copies of std::strings and APInt/APFloats where we only read from itBenjamin Kramer2016-06-081-3/+3
* transform obscured FP sign bit ops into a fabs/fneg using TLI hookSanjay Patel2016-06-021-0/+46
* [DAG] use getBitcast() to reduce codeSanjay Patel2016-06-021-33/+25
* DAGCombiner: Fix broken size check in isAliasMatt Arsenault2016-06-011-1/+1
* [X86] Detect SAD patterns and emit psadbw instructions.Michael Kuperstein2016-05-271-7/+11
* Simplify std::all_of predicate (to one line) by using llvm::all_of. NFCI.Simon Pilgrim2016-05-251-3/+1
* reduce indentation; NFCISanjay Patel2016-05-191-9/+7
* Fix unused variable warning.Simon Pilgrim2016-05-071-1/+0
* [SelectionDAG] Added bitreverse(bitreverse(v)) --> vSimon Pilgrim2016-05-071-0/+12
* DAGCombiner: Reduce truncated shl widthMatt Arsenault2016-04-291-0/+19
* [DAGCombiner] Follow coding convention for function name (NFC)Gerolf Hoflehner2016-04-271-2/+2
* Revert r267649, it caused PR27539.Nico Weber2016-04-271-11/+7
* Detects the SAD pattern on X86 so that much better code will be emitted once ...Cong Hou2016-04-271-7/+11
* [CodeGen] Add getBuildVector and getSplatBuildVector helpers. NFCI.Ahmed Bougacha2016-04-261-14/+13
* [PR27390] [CodeGen] Reject indexed loads in CombinerDAG.Marcin Koscielnicki2016-04-251-3/+8
* [MachineCombiner] Support for floating-point FMA on ARM64 (re-commit r267098)Gerolf Hoflehner2016-04-241-1/+10
* [CodeGen] Teach DAG combine to fold select_cc seteq X, 0, sizeof(X), ctlz_zer...Craig Topper2016-04-241-0/+35
* DAGCombiner: Relax alignment restriction when changing store typeMatt Arsenault2016-04-221-10/+14
* DAGCombiner: Relax alignment restriction when changing load typeMatt Arsenault2016-04-221-3/+4
* Revert r267098 - [MachineCombiner] Support for floating-point FMA on ARM64Daniel Sanders2016-04-221-11/+2
* [MachineCombiner] Support for floating-point FMA on ARM64Gerolf Hoflehner2016-04-221-2/+11
* DAGCombiner: Reduce 64-bit BFE pattern to pattern on 32-bit componentMatt Arsenault2016-04-211-0/+44
* Cleanup Store Merging in UseAA caseNirav Dave2016-04-131-30/+44
* [DAGCombiner] Fold xor/and/or (bitcast(A), bitcast(B)) -> bitcast(op (A,B)) a...Simon Pilgrim2016-04-111-2/+2
* Fix Load Control Dependence in MemCpy GenerationNirav Dave2016-04-081-57/+0
* fix typos; NFCSanjay Patel2016-04-041-2/+2
* fix typo; NFCSanjay Patel2016-03-311-2/+1
* Prevent X86ISelLowering from merging volatile loadsNirav Dave2016-03-311-8/+3
* Prevent construction of cycle in DAG store mergeNirav Dave2016-03-251-2/+39
* SelectionDAG: Remove a tautological dyn_cast. NFCJustin Bogner2016-03-231-3/+2
* [DAGCombine] Catch the case where extract_vector_elt can cause an any_ext whi...Silviu Baranga2016-03-211-0/+1
* [DAG] use !isUndef() ; NFCISanjay Patel2016-03-141-5/+5
* [DAG] use isUndef() ; NFCISanjay Patel2016-03-141-55/+55
* [X86][SSE] Reapplied: Improve vector ZERO_EXTEND by combining to ZERO_EXTEND_...Simon Pilgrim2016-03-101-1/+18
* Revert r262599 "[X86][SSE] Improve vector ZERO_EXTEND by combining to ZERO_EX...Hans Wennborg2016-03-081-18/+1
* DAGCombiner: Check legality before creating extract_vector_eltMatt Arsenault2016-03-071-1/+3
* [DAGCombine] Fix divrem combine not to assume div/rem type is simple.Michael Kuperstein2016-03-041-1/+4
* [ARM] Merging 64-bit divmod lib calls into oneRenato Golin2016-03-041-4/+8
* [X86][SSE] Improve vector ZERO_EXTEND by combining to ZERO_EXTEND_VECTOR_INREGSimon Pilgrim2016-03-031-1/+18
* Revert "[ARM] Merging 64-bit divmod lib calls into one"Renato Golin2016-03-031-2/+1
* [ARM] Merging 64-bit divmod lib calls into oneRenato Golin2016-03-021-1/+2
* DAGCombiner: Make sure an integer is being truncatedMatt Arsenault2016-03-021-1/+1
* DAGCombiner: Turn truncate of a bitcasted vector to an extractMatt Arsenault2016-03-011-0/+16
* Revert "[mips] Promote the result of SETCC nodes to GPR width."Vasileios Kalintiris2016-03-011-1/+2
* DAGCombiner: Turn extract of bitcasted integer into truncateMatt Arsenault2016-03-011-0/+8
* [mips] Promote the result of SETCC nodes to GPR width.Vasileios Kalintiris2016-03-011-2/+1
OpenPOWER on IntegriCloud