summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/RegisterCoalescer.cpp
Commit message (Expand)AuthorAgeFilesLines
...
* [CodeGen] Print "%vreg0" as "%0" in both MIR and debug outputFrancis Visoiu Mistrih2017-11-301-27/+27
* [CodeGen] Print register names in lowercase in both MIR and debug outputFrancis Visoiu Mistrih2017-11-281-6/+6
* [CodeGen] Rename functions PrintReg* to printReg*Francis Visoiu Mistrih2017-11-281-23/+23
* Fix a bunch more layering of CodeGen headers that are in TargetDavid Blaikie2017-11-171-3/+3
* [RegisterCoalescer] Move debug value after rematerialize trivial defKarl-Johan Karlsson2017-11-101-0/+3
* Target/TargetInstrInfo.h -> CodeGen/TargetInstrInfo.h to match layeringDavid Blaikie2017-11-081-2/+2
* [RegisterCoalescer] Don't set read-undef in pruneValues, only clearMikael Holmen2017-10-121-2/+2
* CodeGen: Minor cleanups to use MachineInstr::getMF. NFCJustin Bogner2017-10-101-1/+1
* [SystemZ] implement shouldCoalesce()Jonas Paulsson2017-09-291-1/+1
* [CodeGen] Fix some Clang-tidy modernize-use-default-member-init and Include W...Eugene Zelenko2017-09-221-32/+53
* Fix typoMatt Arsenault2017-09-111-1/+1
* [RegisterCoalescer] Add wrapper for Erasing InstructionsSameer AbuAsal2017-08-031-14/+16
* Use LaneBitmask::getLane in a few more placesKrzysztof Parzyszek2017-07-201-2/+2
* [RegisterCoalescer] Fix for SubRange join unreachableDavid Stuttard2017-07-061-0/+28
* [RegisterCoalescer] Account for instructions deleted by removePartialredundun...Sameer AbuAsal2017-06-301-1/+8
* LiveIntervalAnalysis: Fix missing case in pruneSubRegValues()Matthias Braun2017-05-191-1/+7
* Remove spurious cast of nullptr. NFC.Serge Guelton2017-05-111-1/+1
* RegisterCoalescer: Simplify subrange splitting code; NFCMatthias Braun2017-03-031-67/+16
* RegisterCoalescer: Fix joinReservedPhysReg()Matthias Braun2017-02-071-0/+5
* [RegisterCoalescer] Do not call getInstructionIndex with DBG_VALUEBrendon Cahoon2017-02-041-1/+1
* RegisterCoalescer: Cleanup joinReservedPhysReg(); NFCMatthias Braun2017-02-021-9/+24
* [RegisterCoalescing] Recommit the patch "Remove partial redundent copy".Quentin Colombet2017-01-281-0/+188
* Revert rL292621. Caused some internal build bot failures in apple.Wei Mi2017-01-241-171/+0
* [RegisterCoalescing] Recommit the patch "Remove partial redundent copy".Wei Mi2017-01-201-0/+171
* Revert rL292292 since it causes a SEGV on sanitizer-x86_64-linux-fuzzer build...Wei Mi2017-01-181-171/+0
* [RegisterCoalescing] Remove partial redundent copy.Wei Mi2017-01-171-0/+171
* Check for register clobbers when merging a vreg live range with aJames Y Knight2017-01-131-8/+8
* Implement LaneBitmask::any(), use it to replace !none(), NFCIKrzysztof Parzyszek2016-12-161-12/+12
* Extract LaneBitmask into a separate typeKrzysztof Parzyszek2016-12-151-37/+38
* RegisterCoalscer: Only coalesce complete reserved registers.Matthias Braun2016-12-011-1/+7
* RegisterCoalescer: Ignore interferences for constant physregsMatthias Braun2016-11-101-21/+25
* Missed a semicolon in r279835Krzysztof Parzyszek2016-08-261-1/+1
* Add some more detailed debugging information in RegisterCoalescerKrzysztof Parzyszek2016-08-261-5/+19
* Create subranges for new intervals resulting from live interval splittingKrzysztof Parzyszek2016-08-241-7/+109
* Reset "undef" flag when coalescing subregister into whole registerKrzysztof Parzyszek2016-08-191-0/+1
* Replace a few more "fall through" comments with LLVM_FALLTHROUGHJustin Bogner2016-08-171-2/+2
* CodeGen: Use MachineInstr& in RegisterCoalescer, NFCDuncan P. N. Exon Smith2016-07-011-38/+37
* CodeGen: Use MachineInstr& in TargetInstrInfo, NFCDuncan P. N. Exon Smith2016-06-301-5/+5
* Fix typoKrzysztof Parzyszek2016-06-281-1/+1
* CodeGen: Don't iterate over operands after we've erased an MIJustin Bogner2016-03-251-13/+20
* RegisterCoalescer: Remap subregister lanemasks before exchanging operandsMatthias Braun2016-03-051-1/+6
* RegisterCoalescer: Need to check DstReg+SrcReg for missing undef flagsMatthias Braun2016-03-051-20/+50
* CodeGen: Take MachineInstr& in SlotIndexes and LiveIntervals, NFCDuncan P. N. Exon Smith2016-02-271-26/+26
* RegCoalescer: Making sure re-materialization defines all subrangesMarcello Maggioni2016-02-031-0/+30
* [RegisterCoalescer] Better DebugLoc for reMaterializeTrivialDefDavid Majnemer2016-02-021-0/+2
* [NFC] Fix whitespace.Chad Rosier2016-01-111-1/+1
* Assume lane masks are always preciseMatthias Braun2015-11-171-40/+17
* TableGen: Emit LaneMask for register classes without subregisters as ~0uMatthias Braun2015-11-101-10/+13
* CodeGen: Avoid more ilist iterator implicit conversions, NFCDuncan P. N. Exon Smith2015-10-091-1/+1
* Improved the interface of methods commuting operands, improved X86-FMA3 mem-f...Andrew Kaylor2015-09-281-9/+14
OpenPOWER on IntegriCloud