summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/Alpha
diff options
context:
space:
mode:
Diffstat (limited to 'llvm/lib/Target/Alpha')
-rw-r--r--llvm/lib/Target/Alpha/AlphaRegisterInfo.cpp2
-rw-r--r--llvm/lib/Target/Alpha/AlphaRegisterInfo.td12
2 files changed, 7 insertions, 7 deletions
diff --git a/llvm/lib/Target/Alpha/AlphaRegisterInfo.cpp b/llvm/lib/Target/Alpha/AlphaRegisterInfo.cpp
index 9ea4b70893e..772840a3eb6 100644
--- a/llvm/lib/Target/Alpha/AlphaRegisterInfo.cpp
+++ b/llvm/lib/Target/Alpha/AlphaRegisterInfo.cpp
@@ -180,7 +180,7 @@ AlphaRegisterInfo::getCalleeSaveRegClasses() const {
// pointer register. This is true if the function has variable sized allocas or
// if frame pointer elimination is disabled.
//
-static bool hasFP(MachineFunction &MF) {
+static bool hasFP(const MachineFunction &MF) {
MachineFrameInfo *MFI = MF.getFrameInfo();
return MFI->hasVarSizedObjects();
}
diff --git a/llvm/lib/Target/Alpha/AlphaRegisterInfo.td b/llvm/lib/Target/Alpha/AlphaRegisterInfo.td
index f6cea9ee4b8..9855ce27ca7 100644
--- a/llvm/lib/Target/Alpha/AlphaRegisterInfo.td
+++ b/llvm/lib/Target/Alpha/AlphaRegisterInfo.td
@@ -124,11 +124,11 @@ def GPRC : RegisterClass<"Alpha", [i64], 64,
R15, R30, R31 ]> //zero
{
let MethodProtos = [{
- iterator allocation_order_end(MachineFunction &MF) const;
+ iterator allocation_order_end(const MachineFunction &MF) const;
}];
let MethodBodies = [{
GPRCClass::iterator
- GPRCClass::allocation_order_end(MachineFunction &MF) const {
+ GPRCClass::allocation_order_end(const MachineFunction &MF) const {
return end()-3;
}
}];
@@ -142,11 +142,11 @@ def F4RC : RegisterClass<"Alpha", [f32], 64, [F0, F1,
F31 ]> //zero
{
let MethodProtos = [{
- iterator allocation_order_end(MachineFunction &MF) const;
+ iterator allocation_order_end(const MachineFunction &MF) const;
}];
let MethodBodies = [{
F4RCClass::iterator
- F4RCClass::allocation_order_end(MachineFunction &MF) const {
+ F4RCClass::allocation_order_end(const MachineFunction &MF) const {
return end()-1;
}
}];
@@ -160,11 +160,11 @@ def F8RC : RegisterClass<"Alpha", [f64], 64, [F0, F1,
F31 ]> //zero
{
let MethodProtos = [{
- iterator allocation_order_end(MachineFunction &MF) const;
+ iterator allocation_order_end(const MachineFunction &MF) const;
}];
let MethodBodies = [{
F8RCClass::iterator
- F8RCClass::allocation_order_end(MachineFunction &MF) const {
+ F8RCClass::allocation_order_end(const MachineFunction &MF) const {
return end()-1;
}
}];
OpenPOWER on IntegriCloud