diff options
| author | Nick Lewycky <nicholas@mxc.ca> | 2011-07-08 00:19:27 +0000 |
|---|---|---|
| committer | Nick Lewycky <nicholas@mxc.ca> | 2011-07-08 00:19:27 +0000 |
| commit | 9badf60203143ee59baa69ecd401363731b09ef5 (patch) | |
| tree | a68fbc78570579495c59c346f803e6325ed4e479 /llvm/test | |
| parent | 7a2a0f80de2b1a0994b85e23cb5d01c384135474 (diff) | |
| download | bcm5719-llvm-9badf60203143ee59baa69ecd401363731b09ef5.tar.gz bcm5719-llvm-9badf60203143ee59baa69ecd401363731b09ef5.zip | |
Let the inline asm 'q' constraint match float, and on 64-bit double too.
Fixes PR9602!
llvm-svn: 134665
Diffstat (limited to 'llvm/test')
| -rw-r--r-- | llvm/test/CodeGen/X86/inline-asm-q-regs.ll | 14 |
1 files changed, 13 insertions, 1 deletions
diff --git a/llvm/test/CodeGen/X86/inline-asm-q-regs.ll b/llvm/test/CodeGen/X86/inline-asm-q-regs.ll index 321fd30dbbf..1c8e2f9eec8 100644 --- a/llvm/test/CodeGen/X86/inline-asm-q-regs.ll +++ b/llvm/test/CodeGen/X86/inline-asm-q-regs.ll @@ -3,8 +3,20 @@ %0 = type { i64, i64, i64, i64, i64 } ; type %0 -define void @t() nounwind { +define void @test1() nounwind { entry: %asmtmp = call %0 asm sideeffect "mov %cr0, $0 \0Amov %cr2, $1 \0Amov %cr3, $2 \0Amov %cr4, $3 \0Amov %cr8, $0 \0A", "=q,=q,=q,=q,=q,~{dirflag},~{fpsr},~{flags}"() nounwind ; <%0> [#uses=0] ret void } + +; PR9602 +define void @test2(float %tmp) nounwind { + call void asm sideeffect "$0", "q"(float %tmp) nounwind + call void asm sideeffect "$0", "Q"(float %tmp) nounwind + ret void +} + +define void @test3(double %tmp) nounwind { + call void asm sideeffect "$0", "q"(double %tmp) nounwind + ret void +} |
