summaryrefslogtreecommitdiffstats
path: root/llvm/test/MC/Disassembler/ARM
diff options
context:
space:
mode:
authorVladimir Sukharev <vladimir.sukharev@arm.com>2015-04-16 11:34:25 +0000
committerVladimir Sukharev <vladimir.sukharev@arm.com>2015-04-16 11:34:25 +0000
commit0e0f8d2c1ff19d2a13ea65d31db178025beaa51b (patch)
tree5985c583e4cb925c9c2b206507a832c58a4d3efc /llvm/test/MC/Disassembler/ARM
parent1021040de33fe5fb508e695f9c16a0707374a016 (diff)
downloadbcm5719-llvm-0e0f8d2c1ff19d2a13ea65d31db178025beaa51b.tar.gz
bcm5719-llvm-0e0f8d2c1ff19d2a13ea65d31db178025beaa51b.zip
[ARM] Add v8.1a "Privileged Access Never" extension
Reviewers: jmolloy Subscribers: llvm-commits Differential Revision: http://reviews.llvm.org/D8504 llvm-svn: 235087
Diffstat (limited to 'llvm/test/MC/Disassembler/ARM')
-rw-r--r--llvm/test/MC/Disassembler/ARM/armv8.1a.txt16
-rw-r--r--llvm/test/MC/Disassembler/ARM/thumb-v8.1a.txt12
2 files changed, 28 insertions, 0 deletions
diff --git a/llvm/test/MC/Disassembler/ARM/armv8.1a.txt b/llvm/test/MC/Disassembler/ARM/armv8.1a.txt
index de0c89ee790..929643bd561 100644
--- a/llvm/test/MC/Disassembler/ARM/armv8.1a.txt
+++ b/llvm/test/MC/Disassembler/ARM/armv8.1a.txt
@@ -34,3 +34,19 @@
# CHECK-V8: [0x42,0x0f,0x92,0xf3]
# CHECK-V8: warning: invalid instruction encoding
# CHECK-V8: [0x42,0x0f,0xa1,0xf2]
+
+# The SETPAN(v8.1a) and TST(v8) instructions occupy the same space, but SETPAN
+# uses the encoding for the invalid NV predicate operand. This test checks that
+# the disassembler is correctly disambiguating and decoding these instructions.
+
+[0x00 0x00 0x10 0xf1]
+# CHECK: setpan #0
+
+[0x00 0x02 0x10 0xf1]
+# CHECK: setpan #1
+
+[0x00 0x00 0x10 0xe1]
+# CHECK: tst r0, r0
+
+[0x00 0x02 0x10 0xe1]
+# CHECK: tst r0, r0, lsl #4
diff --git a/llvm/test/MC/Disassembler/ARM/thumb-v8.1a.txt b/llvm/test/MC/Disassembler/ARM/thumb-v8.1a.txt
index 10fea46694e..3de8c272ffa 100644
--- a/llvm/test/MC/Disassembler/ARM/thumb-v8.1a.txt
+++ b/llvm/test/MC/Disassembler/ARM/thumb-v8.1a.txt
@@ -96,3 +96,15 @@
# CHECK-V8: warning: invalid instruction encoding
# CHECK-V8: [0xa2,0xff,0x42,0x0f]
# CHECK-V8: ^
+
+[0x10,0xb6]
+# CHECK-V81a: setpan #0
+# CHECK-V8: warning: invalid instruction encoding
+# CHECK-V8: [0x10,0xb6]
+# CHECK-V8: ^
+
+[0x18,0xb6]
+# CHECK-V81a: setpan #1
+# CHECK-V8: warning: invalid instruction encoding
+# CHECK-V8: [0x18,0xb6]
+# CHECK-V8: ^
OpenPOWER on IntegriCloud