summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/RISCV
diff options
context:
space:
mode:
authorSam Elliott <selliott@lowrisc.org>2019-12-09 13:51:08 +0000
committerSam Elliott <selliott@lowrisc.org>2019-12-09 13:51:08 +0000
commitcb664baf50f069cb844d69cd6b8952cb22a3e7c2 (patch)
tree03131c93e87903fee5e807340fd09b2318694658 /llvm/test/CodeGen/RISCV
parent94603ec11b55ca22b5dbebcfca5e83f313b632e3 (diff)
downloadbcm5719-llvm-cb664baf50f069cb844d69cd6b8952cb22a3e7c2.tar.gz
bcm5719-llvm-cb664baf50f069cb844d69cd6b8952cb22a3e7c2.zip
[RISCV] Fix mir-target-flags.ll
Diffstat (limited to 'llvm/test/CodeGen/RISCV')
-rw-r--r--llvm/test/CodeGen/RISCV/mir-target-flags.ll17
1 files changed, 7 insertions, 10 deletions
diff --git a/llvm/test/CodeGen/RISCV/mir-target-flags.ll b/llvm/test/CodeGen/RISCV/mir-target-flags.ll
index fcfdcfdb2b4..f41fb77dbb0 100644
--- a/llvm/test/CodeGen/RISCV/mir-target-flags.ll
+++ b/llvm/test/CodeGen/RISCV/mir-target-flags.ll
@@ -26,16 +26,13 @@ define i32 @caller(i32 %a) nounwind {
; RV32-SMALL-NEXT: target-flags(riscv-lo) @g_e
; RV32-SMALL-NEXT: target-flags(riscv-hi) @g_i
; RV32-SMALL-NEXT: target-flags(riscv-lo) @g_i
-; RV32-SMALL-NEXT: target-flags(riscv-tprel-hi) @t_un
-; RV32-SMALL-NEXT: target-flags(riscv-tprel-add) @t_un
-; RV32-SMALL-NEXT: target-flags(riscv-tprel-lo) @t_un
-; RV32-SMALL-NEXT: target-flags(riscv-tprel-hi) @t_ld
-; RV32-SMALL-NEXT: target-flags(riscv-tprel-add) @t_ld
-; RV32-SMALL-NEXT: target-flags(riscv-tprel-lo) @t_ld
-; RV32-SMALL-NEXT: target-flags(riscv-tprel-hi) @t_ie
-; RV32-SMALL-NEXT: target-flags(riscv-tprel-add) @t_ie
-; RV32-SMALL-NEXT: target-flags(riscv-tprel-lo) @t_ie
-; RV32-SMALL-NEXT: target-flags(riscv-tprel-hi) @t_le
+; RV32-SMALL: target-flags(riscv-tls-got-hi) @t_un
+; RV32-SMALL-NEXT: target-flags(riscv-pcrel-lo) %bb.1
+; RV32-SMALL: target-flags(riscv-tls-got-hi) @t_ld
+; RV32-SMALL-NEXT: target-flags(riscv-pcrel-lo) %bb.2
+; RV32-SMALL: target-flags(riscv-tls-got-hi) @t_ie
+; RV32-SMALL-NEXT: target-flags(riscv-pcrel-lo) %bb.3
+; RV32-SMALL: target-flags(riscv-tprel-hi) @t_le
; RV32-SMALL-NEXT: target-flags(riscv-tprel-add) @t_le
; RV32-SMALL-NEXT: target-flags(riscv-tprel-lo) @t_le
; RV32-SMALL: target-flags(riscv-call) @callee
OpenPOWER on IntegriCloud