diff options
| author | Nadav Rotem <nadav.rotem@intel.com> | 2011-11-09 21:22:13 +0000 |
|---|---|---|
| committer | Nadav Rotem <nadav.rotem@intel.com> | 2011-11-09 21:22:13 +0000 |
| commit | 1938482bfad037ec4e16ec4f2d8b68d54f6facbf (patch) | |
| tree | 0a67c3d6747a11f3a565cf8684a14d6c71a91b53 /llvm/lib/Target/X86/X86ISelLowering.cpp | |
| parent | 2f70bcdb94d46895777abe1673bba10b8e174b2e (diff) | |
| download | bcm5719-llvm-1938482bfad037ec4e16ec4f2d8b68d54f6facbf.tar.gz bcm5719-llvm-1938482bfad037ec4e16ec4f2d8b68d54f6facbf.zip | |
AVX2: Add patterns for variable shift operations
llvm-svn: 144212
Diffstat (limited to 'llvm/lib/Target/X86/X86ISelLowering.cpp')
| -rw-r--r-- | llvm/lib/Target/X86/X86ISelLowering.cpp | 12 |
1 files changed, 12 insertions, 0 deletions
diff --git a/llvm/lib/Target/X86/X86ISelLowering.cpp b/llvm/lib/Target/X86/X86ISelLowering.cpp index c34f225dc53..93f7de89de2 100644 --- a/llvm/lib/Target/X86/X86ISelLowering.cpp +++ b/llvm/lib/Target/X86/X86ISelLowering.cpp @@ -1052,6 +1052,18 @@ X86TargetLowering::X86TargetLowering(X86TargetMachine &TM) setOperationAction(ISD::MUL, MVT::v16i16, Legal); setOperationAction(ISD::VSELECT, MVT::v32i8, Legal); + + setOperationAction(ISD::SHL, MVT::v4i32, Legal); + setOperationAction(ISD::SHL, MVT::v2i64, Legal); + setOperationAction(ISD::SRL, MVT::v4i32, Legal); + setOperationAction(ISD::SRL, MVT::v2i64, Legal); + setOperationAction(ISD::SRA, MVT::v4i32, Legal); + + setOperationAction(ISD::SHL, MVT::v8i32, Legal); + setOperationAction(ISD::SHL, MVT::v4i64, Legal); + setOperationAction(ISD::SRL, MVT::v8i32, Legal); + setOperationAction(ISD::SRL, MVT::v4i64, Legal); + setOperationAction(ISD::SRA, MVT::v8i32, Legal); // Don't lower v32i8 because there is no 128-bit byte mul } else { setOperationAction(ISD::ADD, MVT::v4i64, Custom); |
