summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/Sparc/SparcSubtarget.h
diff options
context:
space:
mode:
authorDaniel Cederman <cederman@gaisler.com>2018-04-20 07:47:12 +0000
committerDaniel Cederman <cederman@gaisler.com>2018-04-20 07:47:12 +0000
commitc67b3ffba743e8de1c46b5363bf9801e20da5744 (patch)
tree979ecf1dd7213bd074d3e34bbe66ceca783ac2a8 /llvm/lib/Target/Sparc/SparcSubtarget.h
parent2473183c15a2396a307c6f8fdc921608185a8a5a (diff)
downloadbcm5719-llvm-c67b3ffba743e8de1c46b5363bf9801e20da5744.tar.gz
bcm5719-llvm-c67b3ffba743e8de1c46b5363bf9801e20da5744.zip
[Sparc] Use synthetic instruction clr to zero register instead of sethi
Using `clr reg`/`mov %g0, reg`/`or %g0, %g0, reg` to zero a register looks much better than `sethi 0, reg`. Reviewers: jyknight, venkatra Reviewed By: jyknight Subscribers: eraman, fedor.sergeev, jrtc27, llvm-commits Differential Revision: https://reviews.llvm.org/D45810 llvm-svn: 330396
Diffstat (limited to 'llvm/lib/Target/Sparc/SparcSubtarget.h')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud