summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp
diff options
context:
space:
mode:
authorMichael Kuperstein <mkuper@google.com>2016-08-18 20:08:15 +0000
committerMichael Kuperstein <mkuper@google.com>2016-08-18 20:08:15 +0000
commit2bc3d4d46c5f19d8433fd088fa95d18f9707bde8 (patch)
tree1bf251351a4472649c63fb3f1bc7f2f056386f1f /llvm/lib/Target/Hexagon/HexagonISelLowering.cpp
parentdea5ccb04b8be312456a5bdb6483cfb0fcb5b962 (diff)
downloadbcm5719-llvm-2bc3d4d46c5f19d8433fd088fa95d18f9707bde8.tar.gz
bcm5719-llvm-2bc3d4d46c5f19d8433fd088fa95d18f9707bde8.zip
[SelectionDAG] Rename fextend -> fpextend, fround -> fpround, frnd -> fround
The names of the tablegen defs now match the names of the ISD nodes. This makes the world a slightly saner place, as previously "fround" matched ISD::FP_ROUND and not ISD::FROUND. Differential Revision: https://reviews.llvm.org/D23597 llvm-svn: 279129
Diffstat (limited to 'llvm/lib/Target/Hexagon/HexagonISelLowering.cpp')
-rw-r--r--llvm/lib/Target/Hexagon/HexagonISelLowering.cpp2
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp b/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp
index ef45217744b..55e9b5dc709 100644
--- a/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp
+++ b/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp
@@ -1906,7 +1906,7 @@ HexagonTargetLowering::HexagonTargetLowering(const TargetMachine &TM,
}
// Turn FP truncstore into trunc + store.
setTruncStoreAction(MVT::f64, MVT::f32, Expand);
- // Turn FP extload into load/fextend.
+ // Turn FP extload into load/fpextend.
for (MVT VT : MVT::fp_valuetypes())
setLoadExtAction(ISD::EXTLOAD, VT, MVT::f32, Expand);
OpenPOWER on IntegriCloud