summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/ARM/ARMISelLowering.cpp
diff options
context:
space:
mode:
authorEric Christopher <echristo@gmail.com>2016-01-08 00:34:44 +0000
committerEric Christopher <echristo@gmail.com>2016-01-08 00:34:44 +0000
commitb793230797b6e34898c56fe92da3f69f17aa6654 (patch)
tree734080097f03e965baa85d2b30211f8645b108c7 /llvm/lib/Target/ARM/ARMISelLowering.cpp
parent26d84e8097e831ce9e7d8fcafdc094544ede7db1 (diff)
downloadbcm5719-llvm-b793230797b6e34898c56fe92da3f69f17aa6654.tar.gz
bcm5719-llvm-b793230797b6e34898c56fe92da3f69f17aa6654.zip
Add some testing for thumb1 and thumb2 inline asm immediate constraints
and fix a couple of bugs on inspection. Also fixes PR26061. llvm-svn: 257122
Diffstat (limited to 'llvm/lib/Target/ARM/ARMISelLowering.cpp')
-rw-r--r--llvm/lib/Target/ARM/ARMISelLowering.cpp4
1 files changed, 2 insertions, 2 deletions
diff --git a/llvm/lib/Target/ARM/ARMISelLowering.cpp b/llvm/lib/Target/ARM/ARMISelLowering.cpp
index d49f46004d1..fc57d83ce1e 100644
--- a/llvm/lib/Target/ARM/ARMISelLowering.cpp
+++ b/llvm/lib/Target/ARM/ARMISelLowering.cpp
@@ -11475,7 +11475,7 @@ void ARMTargetLowering::LowerAsmOperandForConstraint(SDValue Op,
return;
case 'J':
- if (Subtarget->isThumb()) { // FIXME thumb2
+ if (Subtarget->isThumb1Only()) {
// This must be a constant between -255 and -1, for negated ADD
// immediates. This can be used in GCC with an "n" modifier that
// prints the negated value, for use with SUB instructions. It is
@@ -11544,7 +11544,7 @@ void ARMTargetLowering::LowerAsmOperandForConstraint(SDValue Op,
return;
case 'M':
- if (Subtarget->isThumb()) { // FIXME thumb2
+ if (Subtarget->isThumb1Only()) {
// This must be a multiple of 4 between 0 and 1020, for
// ADD sp + immediate.
if ((CVal >= 0 && CVal <= 1020) && ((CVal & 3) == 0))
OpenPOWER on IntegriCloud