summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/SelectionDAG
diff options
context:
space:
mode:
authorMatt Arsenault <Matthew.Arsenault@amd.com>2017-12-14 22:34:10 +0000
committerMatt Arsenault <Matthew.Arsenault@amd.com>2017-12-14 22:34:10 +0000
commit7d7adf4f2e4e50f738a5f692e6f011dcfca6b070 (patch)
treedf846d9653c67e5bcd684da57d8dc97665c057b3 /llvm/lib/CodeGen/SelectionDAG
parentc7bc461298d540cefec9ffe370f68dfbca367e8b (diff)
downloadbcm5719-llvm-7d7adf4f2e4e50f738a5f692e6f011dcfca6b070.tar.gz
bcm5719-llvm-7d7adf4f2e4e50f738a5f692e6f011dcfca6b070.zip
TLI: Allow using PSV for intrinsic mem operands
llvm-svn: 320756
Diffstat (limited to 'llvm/lib/CodeGen/SelectionDAG')
-rw-r--r--llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp4
1 files changed, 3 insertions, 1 deletions
diff --git a/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp b/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp
index 3dc02f566a5..bb2abf283ad 100644
--- a/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp
+++ b/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp
@@ -4214,7 +4214,9 @@ void SelectionDAGBuilder::visitTargetIntrinsic(const CallInst &I,
// Info is set by getTgtMemInstrinsic
TargetLowering::IntrinsicInfo Info;
const TargetLowering &TLI = DAG.getTargetLoweringInfo();
- bool IsTgtIntrinsic = TLI.getTgtMemIntrinsic(Info, I, Intrinsic);
+ bool IsTgtIntrinsic = TLI.getTgtMemIntrinsic(Info, I,
+ DAG.getMachineFunction(),
+ Intrinsic);
// Add the intrinsic ID as an integer operand if it's not a target intrinsic.
if (!IsTgtIntrinsic || Info.opc == ISD::INTRINSIC_VOID ||
OpenPOWER on IntegriCloud