Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | Fixes in examples and translated examples to avoid some complains of iVerilog | Rodrigo Alejandro Melo | 2017-02-19 | 1 | -3/+3 |
| | | | | | 'test' was repeated as entity/module name 'config' was used as port name and is a reserved word in Verilog. | ||||
* | Added analysis of examples with GHDL | Rodrigo Alejandro Melo | 2017-02-14 | 1 | -4/+7 |
| | | | | | | | | Some examples were corrected according GHDL complains. Corresponding traslated_examples were modified. Use of synopsys libraries was removed. Translation of gh_fifo_async16_sr.vhd fails (complains about 'unsigned'). The problem was comented. | ||||
* | vhd2vl-2.4 | Larry Doolittle | 2015-09-20 | 1 | -0/+3 |
| | |||||
* | vhd2vl-2.2 | Larry Doolittle | 2015-09-20 | 1 | -0/+20 |