summaryrefslogtreecommitdiffstats
path: root/src/import/chips/p9/procedures
Commit message (Expand)AuthorAgeFilesLines
* Add Axone comment to grouping attributeDan Crowell2019-07-301-4/+4
* Wilted Apple: Disable SMT2 prefetch for NDD2.2+, CDD1.1+, ADD1.0+Jenny Huynh2019-07-301-0/+31
* P9A Tx Fifo Init + Init Settings UpdateChris Steffen2019-07-171-7/+0
* temporary mc inits to enable wider teamAdam Hale2019-07-172-2/+20
* Hide CHTM attributes from ServerWizDan Crowell2019-06-261-0/+3
* Disable BAR Temporarily to prevent STR exit during nvdimm handoverTsung Yeung2019-06-242-27/+85
* update i2c bit rate divisor for p9aJoe McGill2019-06-153-2/+29
* Add missing targetType arg to ATTR_CHIP_EC_FEATURE_CORE_SMF_SETUPJenny Huynh2019-06-141-1/+1
* Add polling after STR entry to ensure port is in STR before asserting RESETnTsung Yeung2019-06-142-1/+68
* PM: WOV(OCS) HW Procedures Changes (1/2)Rahul Batra2019-06-141-1/+3
* Fixes FFDC for files moved to genericStephen Glancy2019-06-141-67/+0
* p9_sbe_npll_setup -- update SS enablement for p9aJoe McGill2019-06-141-0/+1
* p9.filter.pll.scan.initfile -- update CP filter config for p9aJoe McGill2019-06-141-0/+17
* Added chip ec attribute for PCI cache injection.Ricardo Mata Jr2019-05-311-0/+7
* Set IOO clockgate_disable for Axone HW481539 / HW438727Ben Gass2019-05-311-3/+11
* Update npu initfiles for AxoneBen Gass2019-05-311-0/+16
* Fabric inits update for AxoneJenny Huynh2019-05-211-1/+18
* p9_sbe_chiplet_reset: Add missing OB3 clock muxes for AxoneJoachim Fenkes2019-05-161-2/+5
* Synch up OMI and MCA frequenciesDan Crowell2019-05-152-11/+16
* Fixed the ccs port merge conflicts and added lab codeMatthew Hickman2019-05-151-4/+4
* PM: Handle PIB Reset with data check handler on all GPEsYue Du2019-05-156-8/+98
* VDM(Part 3): Image build changes for quad level VDMPrem Shanker Jha2019-05-151-1/+1
* Axone Xbus LinearityChris Steffen2019-05-051-0/+19
* Add p9a.omi.pll.scan.initfile and ifCompiler support.Ben Gass2019-05-051-1/+20
* p9_sbe_tracearray: Updates for AxoneJoachim Fenkes2019-05-053-35/+59
* p9_sbe_nest_enable_ridi: Open up PCIe refclk driversJoachim Fenkes2019-04-281-1/+2
* Move MCBIST lib to generic folderAlvin Wang2019-04-251-10/+0
* Add ATTR_FREQ_OMI_MHZLouis Stermole2019-04-181-0/+16
* PM: Fixed error path handling of getscoms in HWP p9_query_core_access_state.Prem Shanker Jha2019-04-161-86/+58
* Added code for exp_getecid and unit testsMark Pizzutillo2019-04-161-4/+8
* Update p9_mss_eff_grouping for Axone supportBen Gass2019-04-025-14/+20
* Update ATRMISS registers for AxoneBen Gass2019-03-221-0/+17
* cleanup references to chip-centric EC feature attributesJoe McGill2019-03-223-7/+138
* Update p9_l2_flush to check if purge is busy on anything prior to flush.Ben Gass2019-03-223-6/+118
* HW483672: Enable TLBIE WAT (version 5); fixes unintended flushingJenny Huynh2019-03-071-0/+21
* Update exp_draminit to read values from attributesSharath Manjunath2019-03-071-3/+3
* PM HWP: Fix bug in stop clock procedure that effects mpiplPrasad Bg Ranganath2019-02-283-25/+39
* HWP:Cache stop clocks complete fixPrasad Bg Ranganath2019-02-281-0/+9
* Adjust PVR Version for AxoneJenny Huynh2019-02-251-0/+17
* Axone pibmem repair logicRaja Das2019-02-251-0/+17
* p9_sbe_npll_setup: Enable spread spectrum before starting PLLJoachim Fenkes2019-02-252-20/+11
* Update p9a_10 engd - spy name changesSoma BhanuTej2019-02-251-0/+10
* p9_sbe_tp_chiplet_init3: Mask TOD error bit 62 (osclite switched)Joachim Fenkes2019-02-251-2/+2
* Add ATTR_ENABLED_OBUS_BRICKSDan Crowell2019-02-251-0/+15
* Updates MCA write and read timingsStephen Glancy2019-02-131-0/+28
* Adjust STR enter sequence to enable immediate entryTsung Yeung2019-02-131-8/+25
* PPB:New attribute ATTR_PMCR_MOST_RECENT_MODE for PMCR requestPrasad Bg Ranganath2019-02-122-1/+39
* Implement PBA Cache-Inhibited 8B Rd/Wr AccessChristopher M Riedl2019-02-124-31/+68
* Axone core initfile update to match Nimbus DD23Jenny Huynh2019-02-111-77/+568
* SMF: Populates unsecure HOMER with SC2 instruction.Prem Shanker Jha2019-02-111-3/+4
OpenPOWER on IntegriCloud