index
:
talos-sbe
04-16-2019
07-25-2019
master
Blackbird™ SBE sources
Raptor Computing Systems
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
import
/
chips
/
p9
/
procedures
/
hwp
/
perv
/
p9_sbe_chiplet_reset.C
Commit message (
Expand
)
Author
Age
Files
Lines
*
p9_sbe_chiplet_reset: Remove SIM_ONLY conditional around delay
Joachim Fenkes
2018-01-13
1
-3
/
+1
*
remove NV iovalid assertion from FW and add scan inits to resolve glsmux xstate
Joe McGill
2017-11-28
1
-12
/
+0
*
Axone Update
Anusha Reddy Rangareddygari
2017-10-24
1
-28
/
+68
*
p9_sbe_chiplet_reset: Set VITL_AL flag for MC chiplets
Joachim Fenkes
2017-10-09
1
-0
/
+5
*
Update hardware procedure metadata
Anusha Reddy Rangareddygari
2017-10-04
1
-1
/
+1
*
resolve Zeppelin DMI channel framelock issues
Joe McGill
2017-09-12
1
-0
/
+18
*
Create dmi.pll.scan.initfile
Ben Gass
2017-07-14
1
-2
/
+7
*
Add PERV chiplet to MCGR 0
Anusha Reddy Rangareddygari
2017-07-13
1
-0
/
+5
*
p9_sbe_chiplet_reset updates
Anusha Reddy Rangareddygari
2017-07-12
1
-0
/
+2
*
Update p9_sbe_chiplet_reset to support MV GSD2PIB
Abhishek Agarwal
2017-07-03
1
-0
/
+2
*
p9_sbe_chiplet_reset: Revert NX_1 hang pulse back to 34s
Joachim Fenkes
2017-05-04
1
-3
/
+2
*
using literal definitions
Soma BhanuTej
2017-04-19
1
-56
/
+51
*
literal definitions
Anusha Reddy Rangareddygari
2017-04-06
1
-31
/
+33
*
support customization of Nimbus DD1 PCI reference clock speed
Joe McGill
2017-03-31
1
-0
/
+14
*
p9_sbe_chiplet_reset,p9_sbe_arrayinit
Anusha Reddy Rangareddygari
2017-03-29
1
-0
/
+37
*
Attribute support of customization of Nimbus DD1 PCI reference clock speed.
Thi Tran
2017-03-23
1
-3
/
+5
*
Defer setup of MC multicast groups in async mode
Dean Sanner
2017-02-24
1
-0
/
+10
*
adjust NV mesh control setup application
Joe McGill
2017-02-12
1
-63
/
+0
*
Control NDL training update
Anusha Reddy Rangareddygari
2017-01-31
1
-0
/
+65
*
VITAL cleaning for DD2
Anusha Reddy Rangareddygari
2017-01-24
1
-68
/
+27
*
p9_sbe_chiplet_reset -- drive PCIE PLL from SS filter PLL for DD1.x
Joe McGill
2017-01-17
1
-5
/
+27
*
p9_sbe_chiplet_reset
Anusha Reddy Rangareddygari
2017-01-04
1
-16
/
+25
*
update core internal/external hang timeouts
Joe McGill
2016-12-20
1
-1
/
+1
*
p9_sbe_chiplet_reset.C optimized
Raja Das
2016-12-20
1
-540
/
+476
*
Change auto variables to references
spashabk-in
2016-11-22
1
-33
/
+33
*
Move to additive multicast group setup for cores and caches in single mode
Greg Still
2016-11-09
1
-16
/
+28
*
sector buffer,pulse mode attributes
Anusha Reddy Rangareddygari
2016-11-08
1
-0
/
+63
*
p9_sbe_chiplet_reset
Anusha Reddy Rangareddygari
2016-10-28
1
-1
/
+79
*
p9_sbe_chiplet_reset -- correct swapped FBC early/early exit hang poll timers
Joe McGill
2016-10-25
1
-4
/
+4
*
Change clock mux setting to targets PRESENT
Anusha Reddy Rangareddygari
2016-10-21
1
-4
/
+4
*
p9_sbe_chiplet_reset -- adjust scan ratio for chiplets operating at PLL speed
Joe McGill
2016-10-10
1
-12
/
+35
*
Changing ATTR_PG from 32 to 16 bit
Anusha Reddy Rangareddygari
2016-09-21
1
-1
/
+1
*
Multicast/L2loader updates.
Ben Gass
2016-09-14
1
-207
/
+228
*
SBE move import`
Shakeeb
2016-09-01
1
-0
/
+1330