summaryrefslogtreecommitdiffstats
path: root/src/import/chips/p9/procedures/hwp/perv/p9_sbe_chiplet_pll_setup.C
Commit message (Expand)AuthorAgeFilesLines
* TP, Nest FIR updates -- DD2 updates to match RAS XMLJoe McGill2017-07-261-7/+19
* Create dmi.pll.scan.initfileBen Gass2017-07-141-5/+9
* p9_{mem,sbe_chiplet}_pll_setup: Level 3Joachim Fenkes2017-07-111-1/+1
* literal definitionsAnusha Reddy Rangareddygari2017-04-061-13/+13
* p9_sbe_chiplet_pll_setup optimizedAnusha Reddy Rangareddygari2017-01-181-162/+111
* Change auto variables to referencesspashabk-in2016-11-221-14/+14
* Commit for PLL unlock error unmask in pcb slave config reg IPL xls Ver 222Srinivas Naga2016-11-081-0/+4
* FFDC UpdatesAnusha Reddy Rangareddygari2016-09-261-14/+20
* PLL configuration updates -- permit e2e bypass executionJoe McGill2016-09-061-77/+93
* SBE move import`Shakeeb2016-09-011-0/+427
OpenPOWER on IntegriCloud