summaryrefslogtreecommitdiffstats
path: root/src/import/chips/p9/procedures/hwp/nest
Commit message (Expand)AuthorAgeFilesLines
...
* Removed GPE halt workaround from p9_pm_check_quiesceSachin Gupta2017-08-021-21/+0
* Use DD1 SW reset for XIVE unit until we get HW reset working in DD2crgeddes2017-07-311-178/+194
* L3 Update - p9_l2/l3_flush.CThi Tran2017-07-244-207/+170
* Add pm_check_quiesce function to list of sbe_check_quiesce functioncrgeddes2017-07-192-0/+65
* chip XOR swap -- use absolute fabric group ID to form bootloader load addressJoe McGill2017-07-194-11/+25
* Have SBE set PSSCR in fused core modeDean Sanner2017-07-171-7/+18
* Create dmi.pll.scan.initfileBen Gass2017-07-141-1/+5
* Change DD2 #if statements to correct SBE conventioncrgeddes2017-07-131-19/+21
* Support for fused core modeSachin Gupta2017-07-111-16/+48
* L3 update -- p9_suspend_ioThi Tran2017-06-262-120/+99
* Only attempt to quiesce PHB target if it actually existscrgeddes2017-06-221-3/+17
* RAS XML: masked PBAMFIR[3:4]Zane Shelley2017-06-211-2/+2
* L3 updates -- p9_sbe_mcs_setup, p9_revert_sbe_mcs_setupJoe McGill2017-06-192-121/+93
* Fix alignment issues in SBE-HB structureDan Crowell2017-06-132-9/+18
* Check Scratch Register 3 bit 7 and set new ATTR_SECURE_SETTINGSMike Baiocchi2017-06-072-7/+24
* Added traces to figure out the infinite loop in the mpipl pathRaja Das2017-06-051-0/+16
* update owner comments in ADU, PBA, TOD HWPsJoe McGill2017-06-0116-19/+17
* L3 update -- p9_sbe_fabricinitJoe McGill2017-05-282-16/+11
* L3 updates -- p9_build_smp, p9_fbc_utilsJoe McGill2017-05-282-33/+38
* support chip swap in memory map via FBC XOR mask programmingJoe McGill2017-05-277-86/+144
* p9_sbe_mcs_setup/p9_revert_sbe_mcs_setup -- add support for CumulusPeng Fei GOU2017-05-251-2/+69
* L3 update -- p9_sbe_scominitJoe McGill2017-05-252-24/+39
* Fixing p9_pba_access.C to return FFDC for error from PBA status checkThi Tran2017-05-211-5/+9
* Setting up nmmu lco targets/min based on valid exsJenny Huynh2017-05-111-1/+51
* ADU Level 3 code, changed owner to Josh, and added commentsCHRISTINA L. GRAVES2017-05-117-213/+251
* PBA Level 3 code, changed owner to Josh, and added commentsCHRISTINA L. GRAVES2017-05-117-129/+150
* p9_sbe_set_lqa and p9_sbe_hb_structures changed owner to JoshCHRISTINA L. GRAVES2017-04-281-2/+2
* p9_htm_setup -- cleanup start behavior for multi-chip systemsJoe McGill2017-04-131-8/+10
* Need to disable fast path and cmd bypass for HB loadDean Sanner2017-04-111-1/+12
* Fix for HW397129-set bit 52 in the ALTD_OPTION reg to keep MC fastpath enabledCHRISTINA L. GRAVES2017-04-061-0/+4
* Added suspend_io in p9_sbe_check_quiesce procedureRaja Das2017-04-061-0/+3
* Add workaround so p9_suspend_io can be called systems with no PHB5crgeddes2017-03-311-0/+22
* p9_suspend_io procedure with updates from review feedbackRicardo Mata2017-03-232-0/+389
* p9_pba_coherent_utils -- correct OCI address wrap logicJoe McGill2017-03-221-2/+2
* Change for INT unit because I had reset being set that should only be for DD2CHRISTINA L. GRAVES2017-03-161-2/+8
* Add Secure Access Bit to Bootloader Config DataStephen Cprek2017-03-142-3/+24
* ADU HWP updates for CI support, performanceCHRISTINA L. GRAVES2017-03-095-92/+137
* Fix for p9_sbe_check_quiesce double for loop both using iCHRISTINA L. GRAVES2017-02-241-1/+1
* p9_mss_setup_bars - Setup MCFIR maskThi Tran2017-02-241-4/+4
* Fix for SW380478 - PBASLVCTL0 is busy but get/putmempba should notCHRISTINA L. GRAVES2017-02-241-3/+3
* Added workaround for INT unit for DD1CHRISTINA L. GRAVES2017-02-242-365/+479
* p9_sbe_scominit: enable nest DTSsGreg Still2017-02-151-0/+14
* p9_pba_coherent_utils -- add PIB abort error handling for Cronus platformCHRISTINA L. GRAVES2017-02-022-10/+248
* FIR updates -- pervasive/core/PPEJoe McGill2017-02-021-3/+101
* Changing ttype to dma for MPIPL runsCHRISTINA L. GRAVES2017-01-221-2/+13
* MCS FIR updatesJoe McGill2017-01-181-1/+0
* configure FBC pump mode in SBEJoe McGill2017-01-152-59/+47
* Increasing delay for l3_flush based on HW requirementsCHRISTINA L. GRAVES2017-01-061-2/+2
* Change MCFIR_CHANNEL_0_TIMEOUT_ERROR to be maskedBrian Silver2017-01-041-2/+1
* p9_build_smp -- enable MC fastpathJoe McGill2016-12-203-16/+38
OpenPOWER on IntegriCloud