summaryrefslogtreecommitdiffstats
path: root/src/import/chips/p9/procedures/hwp/nest
Commit message (Expand)AuthorAgeFilesLines
* Account for OMI technology in initial mcs setup for AxoneChristian Geddes2019-08-061-17/+65
* Move to long term CLSCOM workaroundAdam Hale2019-08-061-2/+1
* temporary mc inits to enable wider teamAdam Hale2019-07-171-2/+3
* Update p9_l2_flush to check if purge is busy on anything prior to flush.Ben Gass2019-03-222-5/+89
* Implement PBA Cache-Inhibited 8B Rd/Wr AccessChristopher M Riedl2019-02-124-31/+68
* Revert "Clear INT_CQ related firs after completing sync_reset in MPIPL"Christian R. Geddes2018-11-012-51/+0
* Clear INT_CQ related firs after completing sync_reset in MPIPLChristian Geddes2018-11-012-0/+51
* SMF: clear HRMOR[15] in all modes so that secure mode won't hang coreGreg Still2018-10-051-5/+7
* RAS_XML: updates to sync the XML with actual values from hardwareZane Shelley2018-09-171-1/+1
* Use core target for HRMOR/URMOR scoms in p9_sbe_load_bootloaderDean Sanner2018-08-291-2/+2
* SMF: SBE updates for SMF (URMOR set and CPMMR[Runtime Wakeup Mode] clear)Greg Still2018-08-291-7/+27
* p9_sbe_scominit -- set XSCOM BAR in secure memory with SMF enabledJoe McGill2018-07-183-0/+30
* Secure memory allocation and setupJenny Huynh2018-07-123-1/+31
* p9_sbe_check_quiesce -- restore call to p9_int_scrub_cachesJoe McGill2018-07-122-0/+50
* p9_sbe_tp_chiplet_init3: Set up oscillator error mask based on MF osc settingJoachim Fenkes2018-07-041-12/+3
* correctly propogate bad return code from p9_adu_coherent_status_checkJoe McGill2018-06-182-9/+17
* p9_sbe_scominit -- unmask TP LFIR 37 only when MF oscswitch redundancy enabledJoe McGill2018-06-181-3/+12
* shift OBUS FIR programming inits for secure bootJoe McGill2018-06-172-3/+8
* p9_sbe_scominit -- unmask TP LFIR bit 37 for CumulusJoe McGill2018-06-081-0/+16
* Revert changes to EFF_FBC_GRP_CHIP_IDS modespashabk-in2018-04-202-7/+5
* Consume PROC_MEM_TO_USE for alt memory configspashabk-in2018-04-164-26/+25
* move xlink psave configuration to SBEJoe McGill2018-04-031-1/+29
* Pass SBE Security Backdoor Bit to HB BootloaderIlya Smirnov2018-04-022-4/+6
* FIR + RAS XML updatesJoe McGill2018-02-151-2/+2
* enforce strict 512 GB per socket limit on Witherspoon memory map (part2)Joe McGill2018-02-122-3/+6
* enforce strict 512 GB per socket limit on Witherspoon memory mapJoe McGill2018-02-121-3/+3
* cresp address error handling updatesJoe McGill2018-02-011-1/+24
* p9_build_smp -- use ADU chipops to switch fabric configuration part #2Joe McGill2018-01-301-1/+4
* shift XBUS FIR programming inits for secure bootJoe McGill2018-01-261-1/+127
* Remove workaround for DD1 SW reset for XIVESachin Gupta2018-01-262-270/+22
* p9_xbus_fir_utils.H -- create header for definition of XBUS related FIR settingsJoe McGill2018-01-251-0/+97
* fix ADU setup for MCD disabled operationJoe McGill2018-01-131-2/+2
* p9_build_smp -- use ADU chipops to switch fabric configuration part #1Thi Tran2018-01-134-21/+124
* MCD disable workaround for HW423589 (option1)Joe McGill2018-01-121-2/+18
* p9_mss_eff_grouping -- fix mirrored memory mapping bug introduced by 49290Joe McGill2017-12-041-2/+7
* Chip address extension workaround for HW423589 (option2), part1Joe McGill2017-12-016-23/+261
* p9_sbe_check_quiesce -- dont attempt PHB DMA quiesce if ETU is already in resetJoe McGill2017-10-271-16/+20
* Need to clear OCB3 errors before a PBA operationThi Tran2017-10-261-2/+5
* Share common code between p9_l2_flush and p9_l2err_linedeleteThi Tran2017-10-112-122/+154
* update HWP level metadata for nest, common filesJoe McGill2017-10-022-59/+64
* Prime PSSCR reg on thread 1 so istep 16 works in SMT1Dean Sanner2017-09-191-0/+5
* p9_pba_coherent_utils -- remove unsafe buffer checksJoe McGill2017-09-084-78/+7
* L3 update - p9_sbe_check_quiesceThi Tran2017-09-052-254/+396
* p9_sbe_scominit -- unmask PB EAST FIR 31 for hypervisor TIJoe McGill2017-08-251-1/+1
* Support the PIB abort condition on PPE platformCHRISTINA L. GRAVES2017-08-231-32/+45
* Optimize p9_adu_coherent_utilsspashabk-in2017-08-211-37/+28
* Fix bug in npu quiesce sequencecrgeddes2017-08-181-57/+49
* Use PHB target in p9_phb_check_quiesceSachin Gupta2017-08-141-74/+15
* Update p9_sbe_load_bootloader Hwp to receive the addr-key stash-2Raja Das2017-08-112-1/+35
* L3 update -- p9_sbe_load_bootloaderJoe McGill2017-08-073-359/+558
OpenPOWER on IntegriCloud