index
:
talos-sbe
04-16-2019
07-25-2019
master
Blackbird™ SBE sources
Raptor Computing Systems
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
import
/
chips
Commit message (
Expand
)
Author
Age
Files
Lines
...
*
HWP-CACHE/CORE:istep4 procedures updates
Yue Du
2016-06-08
2
-0
/
+131
*
Level 1 HWP for p9_hcd_cache_chiplet_l3_dcc_setup
Anusha Reddy Rangareddygari
2016-06-08
2
-0
/
+101
*
Level 2 HWP for p9_sbe_chiplet_reset
Anusha Reddy Rangareddygari
2016-06-08
4
-77
/
+243
*
partial good/hang pulse updates to support all sim models/clock ratios
Joe McGill
2016-06-08
3
-5
/
+30
*
Changes in error handling to stop the read/write as soon as an error occurs
CHRISTINA L. GRAVES
2016-06-08
2
-3
/
+5
*
Adding in LPC functional reset to sbe_lpc_init
CHRISTINA L. GRAVES
2016-06-08
2
-9
/
+8
*
ADU Support
Raja Das
2016-06-08
3
-1
/
+4
*
Update RAM procedures.
LiuYangFan
2016-06-08
3
-157
/
+521
*
p9_pm_occ_control Fix OCC memory boot launching
Greg Still
2016-06-08
1
-1
/
+32
*
Initial check in of xip_tool changes needed to support another
Claus Michael Olsen
2016-06-08
2
-2643
/
+3
*
Level 2 HWP for p9_set_fsi_gp_shadow
Anusha Reddy Rangareddygari
2016-06-08
2
-1
/
+133
*
Define attributes for synchronous mode
Dan Crowell
2016-05-20
1
-1
/
+1
*
Level 2 HWP for p9_sbe_tp_chiplet_init3
Anusha Reddy Rangareddygari
2016-05-20
3
-2
/
+29
*
ADU: Support PMISC NHTM control operations
Thi Tran
2016-05-20
2
-14
/
+42
*
p9_sbe_tp_switch_gears -- skip i2c access outside of SBE platform
Joe McGill
2016-05-20
1
-10
/
+3
*
p9.core.common.initfile -- clear PSSCR[RL] for cache contained mode
Joe McGill
2016-05-20
1
-1
/
+1
*
p9_pm_corequad_init: Level 2 - Fapi 1.0 to Fapi 2.0 transliteration
Sangeetha T S
2016-05-20
1
-0
/
+2350
*
Updated attribute values
Soma BhanuTej
2016-05-17
1
-1
/
+1
*
Level 2 HWP for p9_sbe_attr_setup,p9_setup_sbe_config
Anusha Reddy Rangareddygari
2016-05-16
6
-57
/
+154
*
add core/cache initfiles
Joe McGill
2016-05-16
1
-6
/
+66
*
Level 2 HWP for p9_sbe_tp_chiplet_init3
Soma BhanuTej
2016-05-13
1
-26
/
+49
*
Tod init and tod setup L2 procedures
CHRISTINA L. GRAVES
2016-05-13
1
-0
/
+11
*
Move array of OP_TYPE strings from .H to .C
crgeddes
2016-05-13
1
-1
/
+11
*
Fix all incorrect copyright prologs
Stephen Cprek
2016-05-13
1
-1
/
+1
*
p9_block_wakeup_intr Level 1
Bilicon Patil
2016-05-13
1
-0
/
+107
*
invoke cache SCOM initfiles
Joe McGill
2016-05-11
1
-1
/
+40
*
Pervasive_attribute.xml with ATTR_SDISN_SETUP
Anusha Reddy Rangareddygari
2016-05-11
1
-0
/
+1
*
Enable p9_block_wakeup_intr
Sachin Gupta
2016-05-09
2
-0
/
+2
*
p9_block_wakeup_intr Level 2
Greg Still
2016-05-09
2
-14
/
+32
*
Move array of OP_TYPE strings from .H to .C
crgeddes
2016-05-09
1
-8
/
+1
*
Fix all incorrect copyright prologs
Stephen Cprek
2016-05-09
1
-1
/
+0
*
p9_block_wakeup_intr Level 1
Bilicon Patil
2016-05-09
2
-0
/
+126
*
HWP's for p9_perv_sbe_cmn,p9_sbe_arrayinit,p9_sbe_tp_arrayinit
Anusha Reddy Rangareddygari
2016-05-09
8
-93
/
+183
*
Level 2 HWP for p9_sbe_chiplet_reset
Anusha Reddy Rangareddygari
2016-05-09
1
-6
/
+6
*
Infrastructure updates to build cache initfile HWPs in import tree
Joe McGill
2016-05-06
2
-0
/
+49
*
change epsilon attribute definitions from arrays to scalars
Joe McGill
2016-05-06
4
-54
/
+150
*
IPL optimized codes
Anusha Reddy Rangareddygari
2016-05-05
8
-946
/
+558
*
Level 2 HWP for p9_sbe_chiplet_pll_setup
Anusha Reddy Rangareddygari
2016-05-05
1
-56
/
+141
*
Changing error messages to save SBE space
CHRISTINA L. GRAVES
2016-05-05
1
-33
/
+2
*
add core/cache initfiles
Joe McGill
2016-05-04
6
-0
/
+757
*
Level 2 HWP for p9_sbe_nest_startclocks
Anusha Reddy Rangareddygari
2016-05-04
1
-40
/
+40
*
Level 2 HWP for p9_sbe_tp_chiplet_init3
Anusha Reddy Rangareddygari
2016-05-04
1
-9
/
+10
*
Single SEEPROM image for SBE
Sachin Gupta
2016-05-03
2
-0
/
+2
*
Remove <writable/> from ATTR_POUNDV_BUCKET_DATA
crgeddes
2016-05-03
1
-1
/
+3
*
Fixing PBARBUFVAL and PBAWBUFVAL to fix error that Raja found in simics
CHRISTINA L. GRAVES
2016-05-03
1
-35
/
+37
*
L2 - p9_build_smp HWPs
Thi Tran
2016-05-02
1
-10
/
+28
*
Fix all incorrect copyright prologs
Stephen Cprek
2016-05-02
2
-2
/
+2
*
p9_adu_access and p9_adu_setup L2 procedures
CHRISTINA L. GRAVES
2016-05-02
2
-0
/
+210
*
p9_adu_access and p9_adu_setup L2 procedures
CHRISTINA L. GRAVES
2016-05-02
1
-0
/
+62
*
Fix for run_ipl for Josh
CHRISTINA L. GRAVES
2016-05-02
1
-10
/
+0
[prev]
[next]