summaryrefslogtreecommitdiffstats
path: root/src/test/testcases/testPutMem_fail.py
diff options
context:
space:
mode:
authorShakeeb <shakeebbk@in.ibm.com>2016-08-31 15:15:19 -0500
committerAMIT J. TENDOLKAR <amit.tendolkar@in.ibm.com>2016-09-01 07:07:29 -0400
commit1008ef70a71fcfdec398ff30923d5025991c85f4 (patch)
treeb22fc2a7cf2c8414ca20dfc7489a7f6d1a145878 /src/test/testcases/testPutMem_fail.py
parent28cb5c42ddba0cb9d2a86f43785c60499170ef2f (diff)
downloadtalos-sbe-1008ef70a71fcfdec398ff30923d5025991c85f4.tar.gz
talos-sbe-1008ef70a71fcfdec398ff30923d5025991c85f4.zip
SBE code restructure: cleanup
Change-Id: I354cc79ba25b843fdb1a7524a19b8d0c41bd9051 RTC:159709 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/29060 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com> Reviewed-by: AMIT J. TENDOLKAR <amit.tendolkar@in.ibm.com>
Diffstat (limited to 'src/test/testcases/testPutMem_fail.py')
-rw-r--r--src/test/testcases/testPutMem_fail.py84
1 files changed, 84 insertions, 0 deletions
diff --git a/src/test/testcases/testPutMem_fail.py b/src/test/testcases/testPutMem_fail.py
new file mode 100644
index 00000000..a3ab46b5
--- /dev/null
+++ b/src/test/testcases/testPutMem_fail.py
@@ -0,0 +1,84 @@
+# IBM_PROLOG_BEGIN_TAG
+# This is an automatically generated prolog.
+#
+# $Source: src/test/testcases/testPutMem_fail.py $
+#
+# OpenPOWER sbe Project
+#
+# Contributors Listed Below - COPYRIGHT 2016
+#
+#
+# Licensed under the Apache License, Version 2.0 (the "License");
+# you may not use this file except in compliance with the License.
+# You may obtain a copy of the License at
+#
+# http://www.apache.org/licenses/LICENSE-2.0
+#
+# Unless required by applicable law or agreed to in writing, software
+# distributed under the License is distributed on an "AS IS" BASIS,
+# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
+# implied. See the License for the specific language governing
+# permissions and limitations under the License.
+#
+# IBM_PROLOG_END_TAG
+import sys
+sys.path.append("targets/p9_nimbus/sbeTest" )
+import testUtil
+err = False
+#from testWrite import *
+
+LOOP_COUNT = 4
+
+PUTMEM_TEST_HDR = [0,0,0x00,0x86,
+ 0,0,0xA4,0x02,
+ 0,0,0x0,0x02,
+ 0,0,0,0,
+ 0x08,0x00,0x00,0x04, # Un-aligned PBA Address
+ 0x00,0x00,0x00,0x80]
+
+PUTMEM_TEST_DATA = [0xAB,0xCD,0xEF,0x01,
+ 0xAB,0xCD,0xEF,0x02,
+ 0xAB,0xCD,0xEF,0x03,
+ 0xAB,0xCD,0xEF,0x04,
+ 0xAB,0xCD,0xEF,0x05,
+ 0xAB,0xCD,0xEF,0x06,
+ 0xAB,0xCD,0xEF,0x07,
+ 0xAB,0xCD,0xEF,0x08]
+
+PUTMEM_EXPDATA = [0x00,0x00,0x00,0x00,
+ 0xc0,0xde,0xa4,0x02,
+ 0x00,0xfe,0x00,0x0a,
+ 0xff,0xdc,0x00,0x03,
+ 0x00,0x00,0x00,0x00,
+ 0x00,0xf8,0x82,0x19,
+ 0x00,0x00,0x00,0x06]
+
+
+# MAIN Test Run Starts Here...
+#-------------------------------------------------
+def main( ):
+ testUtil.runCycles( 10000000 )
+
+ testUtil.writeUsFifo( PUTMEM_TEST_HDR )
+
+ loop = 1
+ while (loop <= LOOP_COUNT):
+ testUtil.writeUsFifo( PUTMEM_TEST_DATA )
+ loop += 1
+ testUtil.writeEot( )
+
+ testUtil.readDsFifo( PUTMEM_EXPDATA )
+ testUtil.readEot( )
+
+#-------------------------------------------------
+# Calling all test code
+#-------------------------------------------------
+main()
+
+if err:
+ print ("\nTest Suite completed with error(s)")
+ #sys.exit(1)
+else:
+ print ("\nTest Suite completed with no errors")
+ #sys.exit(0);
+
OpenPOWER on IntegriCloud