summaryrefslogtreecommitdiffstats
path: root/src/test/testcases/testMemPBA.py
diff options
context:
space:
mode:
authorspashabk-in <shakeebbk@in.ibm.com>2017-02-08 06:26:33 -0600
committerSachin Gupta <sgupta2m@in.ibm.com>2017-03-01 05:23:06 -0500
commit15b2150ba77b261db8ee59e249704f2d05c93fca (patch)
treedf9ec0d7744c574ca439e2d492d55683a41ea211 /src/test/testcases/testMemPBA.py
parentc32c107be03edaa48c49050877394d14e72ed0f2 (diff)
downloadtalos-sbe-15b2150ba77b261db8ee59e249704f2d05c93fca.tar.gz
talos-sbe-15b2150ba77b261db8ee59e249704f2d05c93fca.zip
PBA and ADU updated testcase
Change-Id: Ib43f05ea46ef3389519b5d5bc31c403e61d4171c Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/36128 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: RAJA DAS <rajadas2@in.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
Diffstat (limited to 'src/test/testcases/testMemPBA.py')
-rw-r--r--src/test/testcases/testMemPBA.py135
1 files changed, 135 insertions, 0 deletions
diff --git a/src/test/testcases/testMemPBA.py b/src/test/testcases/testMemPBA.py
new file mode 100644
index 00000000..1ec1c0a4
--- /dev/null
+++ b/src/test/testcases/testMemPBA.py
@@ -0,0 +1,135 @@
+# IBM_PROLOG_BEGIN_TAG
+# This is an automatically generated prolog.
+#
+# $Source: src/test/testcases/testMemPBA.py $
+#
+# OpenPOWER sbe Project
+#
+# Contributors Listed Below - COPYRIGHT 2016,2017
+# [+] International Business Machines Corp.
+#
+#
+# Licensed under the Apache License, Version 2.0 (the "License");
+# you may not use this file except in compliance with the License.
+# You may obtain a copy of the License at
+#
+# http://www.apache.org/licenses/LICENSE-2.0
+#
+# Unless required by applicable law or agreed to in writing, software
+# distributed under the License is distributed on an "AS IS" BASIS,
+# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
+# implied. See the License for the specific language governing
+# permissions and limitations under the License.
+#
+# IBM_PROLOG_END_TAG
+import sys
+sys.path.append("targets/p9_nimbus/sbeTest" )
+import testUtil
+import testMemUtil
+err = False
+
+# MAIN Test Run Starts Here...
+#-------------------------------------------------
+def main( ):
+# First Case without Fast Mode without LCO
+ testUtil.runCycles( 10000000 )
+ # Put mem PBA
+ data = os.urandom(128*2)
+ data = [ord(c) for c in data]
+ testMemUtil.putmem(0x08000000, data, 0x02)
+ # Get mem PBA - WO FMODE, WO LCO
+ readData = testMemUtil.getmem(0x08000000, 128*2, 0x02)
+ if(data == readData):
+ print ("Success - Write-Read PBA - WO FMODE, WO LCO")
+ else:
+ print data
+ print readData
+ raise Exception('data mistmach')
+ # Partial Write test
+ readData = testMemUtil.getmem(0x08000000, 128*3, 0x02)
+ data = os.urandom(128)
+ data = [ord(c) for c in data]
+ testMemUtil.putmem(0x08000000+128, data, 0xA5)
+ readBackData = testMemUtil.getmem(0x08000000, 128*3, 0x02)
+ sandwichData = readData[:128]+data+readData[len(data)+128:]
+ if(sandwichData == readBackData):
+ print ("Success - Write_Part-Read PBA - WO FMODE, WO LCO")
+ else:
+ print readData
+ print data
+ print readBackData
+ print sandwichData
+ raise Exception('data mistmach')
+
+# Second Case with Fast Mode without LCO
+ testUtil.runCycles( 10000000 )
+ # Put mem PBA - W FMODE, WO LCO
+ data = os.urandom(128*2)
+ data = [ord(c) for c in data]
+ testMemUtil.putmem(0x08000000, data, 0x22)
+ # Get mem PBA
+ readData = testMemUtil.getmem(0x08000000, 128*2, 0x22)
+ if(data == readData):
+ print ("Success - Write-Read PBA - W FMODE, WO LCO")
+ else:
+ print data
+ print readData
+ raise Exception('data mistmach')
+ # Partial Write test
+ readData = testMemUtil.getmem(0x08000000, 128*3, 0x22)
+ data = os.urandom(128)
+ data = [ord(c) for c in data]
+ testMemUtil.putmem(0x08000000+128, data, 0xA5)
+ readBackData = testMemUtil.getmem(0x08000000, 128*3, 0x22)
+ sandwichData = readData[:128]+data+readData[len(data)+128:]
+ if(sandwichData == readBackData):
+ print ("Success - Write_Part-Read PBA - W FMODE, WO LCO")
+ else:
+ print readData
+ print data
+ print readBackData
+ print sandwichData
+ raise Exception('data mistmach')
+
+# Third Case with Fast Mode with LCO
+ testUtil.runCycles( 10000000 )
+ # Put mem PBA - W FMODE, W LCO
+ data = os.urandom(128*2)
+ data = [ord(c) for c in data]
+ testMemUtil.putmem(0x08000000, data, 0x22)
+ # Get mem PBA
+ readData = testMemUtil.getmem(0x08000000, 128*2, 0x22)
+ if(data == readData):
+ print ("Success - Write-Read PBA - W FMODE, W LCO")
+ else:
+ print data
+ print readData
+ raise Exception('data mistmach')
+ # Partial Write test
+ readData = testMemUtil.getmem(0x08000000, 128*3, 0x62)
+ data = os.urandom(128)
+ data = [ord(c) for c in data]
+ testMemUtil.putmem(0x08000000+128, data, 0xA5)
+ readBackData = testMemUtil.getmem(0x08000000, 128*3, 0x62)
+ sandwichData = readData[:128]+data+readData[len(data)+128:]
+ if(sandwichData == readBackData):
+ print ("Success - Write_Part-Read PBA - W FMODE, W LCO")
+ else:
+ print readData
+ print data
+ print readBackData
+ print sandwichData
+ raise Exception('data mistmach')
+
+#-------------------------------------------------
+# Calling all test code
+#-------------------------------------------------
+main()
+
+if err:
+ print ("\nTest Suite completed with error(s)")
+ #sys.exit(1)
+else:
+ print ("\nTest Suite completed with no errors")
+ #sys.exit(0);
+
OpenPOWER on IntegriCloud