summaryrefslogtreecommitdiffstats
path: root/src/import/chips
diff options
context:
space:
mode:
authorJacob Harvey <jlharvey@us.ibm.com>2017-08-14 15:16:43 -0500
committerSachin Gupta <sgupta2m@in.ibm.com>2018-12-17 21:13:00 -0600
commite3f992ac8cf64f2e63509e9ad7318f175c9e428b (patch)
tree953b2639f01d25ff564cda2939bf759c3cd17037 /src/import/chips
parent3b8fd10f3017c27fb6d10188857a42c76ff35f69 (diff)
downloadtalos-sbe-e3f992ac8cf64f2e63509e9ad7318f175c9e428b.tar.gz
talos-sbe-e3f992ac8cf64f2e63509e9ad7318f175c9e428b.zip
Implementing draminit_training_adv
Set default pattern to john's new one and backup to supernova 2.0 Change-Id: I406bb5c5652cff9fe4690e5bd9b03cc431d75f61 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/44709 Dev-Ready: JACOB L. HARVEY <jlharvey@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Louis Stermole <stermole@us.ibm.com> Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com> Reviewed-by: Matt K. Light <mklight@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/69806 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com> Tested-by: Sachin Gupta <sgupta2m@in.ibm.com>
Diffstat (limited to 'src/import/chips')
-rw-r--r--src/import/chips/p9/procedures/xml/attribute_info/memory_mcs_attributes.xml48
1 files changed, 41 insertions, 7 deletions
diff --git a/src/import/chips/p9/procedures/xml/attribute_info/memory_mcs_attributes.xml b/src/import/chips/p9/procedures/xml/attribute_info/memory_mcs_attributes.xml
index f6d3915b..df2f6c7b 100644
--- a/src/import/chips/p9/procedures/xml/attribute_info/memory_mcs_attributes.xml
+++ b/src/import/chips/p9/procedures/xml/attribute_info/memory_mcs_attributes.xml
@@ -1951,7 +1951,8 @@
[17] WRITE_CTR
[18] COARSE_WR
[19] COARSE_RD
- [20]:[31] Reserved for future use
+ [20] TRAINING_ADV Only set for DD2.* machines
+ [21]:[31] Reserved for future use
COARSE_WR and COARSE_RD will be consumed together to form COARSE_LVL.
@@ -1971,19 +1972,52 @@
<id>ATTR_MSS_CUSTOM_TRAINING_ADV_PATTERNS</id>
<targetType>TARGET_TYPE_MCS</targetType>
<description>
- Special training pattern used for draminit_training_advance. Used for read centering
+ Special training pattern used in draminit_training_advance.
+ Used for custom pattern write
There can be two patterns used here.
- The first 0-15 bits are for PATTERN1,
- bits 16-32 are for PATTERN2.
+ This attribute is before swizzling for endianness of the registers.
+ CODE WILL SWIZZLE FOR THE SYSTEM
+ The first 0-15 bits are for PATTERN0,
+ bits 16-32 are for PATTERN1.
If this attribute is set to 0, using the default values of:
- 0x952D for PATTERN1
- 0x594A for PATTERN2
+ 0x13EC for PATTERN0
+ 0x02FD for PATTERN1
+ Set to default in eff_config
</description>
+ <valueType>uint32</valueType>
<initToZero></initToZero>
+ <default>0xEA0CA6C9</default>
+ <enum>DEFAULT_PATTERN0 = 0xEA0C, DEFAULT_PATTERN1 = 0xA6C9</enum>
+ <writeable/>
+ <array>2</array>
+ <mssAccessorName>custom_training_adv_patterns</mssAccessorName>
+ </attribute>
+
+ <attribute>
+ <id>ATTR_MSS_CUSTOM_TRAINING_ADV_BACKUP_PATTERNS</id>
+ <targetType>TARGET_TYPE_MCS</targetType>
+ <description>
+ Special training backup pattern
+ Used for custom_pattern_write in draminit_training_advance.
+ If the main patterns fail, the code will try running this pattern
+ Used for read centering
+ There can be two patterns used here.
+ This attribute is before swizzling for endianness of the registers.
+ CODE WILL SWIZZLE FOR THE SYSTEM
+ The first 0-15 bits are for PATTERN0,
+ bits 16-32 are for PATTERN1.
+ If this attribute is set to 0, using the default values of:
+ 0xEA0C for PATTERN0
+ 0xA6C9 for PATTERN1
+ Set to default in eff_config
+ </description>
<valueType>uint32</valueType>
+ <initToZero></initToZero>
+ <default>0x13EC02FD</default>
+ <enum>DEFAULT_PATTERN0 = 0x13EC, DEFAULT_PATTERN1 = 0x02FD</enum>
<writeable/>
<array>2</array>
- <mssAccessorName>custom_training_adv_pattern</mssAccessorName>
+ <mssAccessorName>custom_training_adv_backup_patterns</mssAccessorName>
</attribute>
<attribute>
OpenPOWER on IntegriCloud