summaryrefslogtreecommitdiffstats
path: root/src/import/chips/p9/procedures/hwp/perv/p9_sbe_arrayinit.C
diff options
context:
space:
mode:
authorAnusha Reddy Rangareddygari <anusrang@in.ibm.com>2016-09-16 15:04:09 +0200
committerSantosh S. Puranik <santosh.puranik@in.ibm.com>2016-09-21 02:36:17 -0400
commit0a62b30ce373bdb8096fc886ce535078696c2cf4 (patch)
treedff6260810e6b78f63d27938aa611fc3b8a86c63 /src/import/chips/p9/procedures/hwp/perv/p9_sbe_arrayinit.C
parentd7b92b5e575f7ed457ce63b6202c704284b676b3 (diff)
downloadtalos-sbe-0a62b30ce373bdb8096fc886ce535078696c2cf4.tar.gz
talos-sbe-0a62b30ce373bdb8096fc886ce535078696c2cf4.zip
Changing ATTR_PG from 32 to 16 bit
Change-Id: I346f10136e9621ea06e381cfad2a2b903cb2bd64 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/29834 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Reviewed-by: Thi N. Tran <thi@us.ibm.com> Reviewed-by: Matt K. Light <mklight@us.ibm.com> Dev-Ready: Joseph J. McGill <jmcgill@us.ibm.com> Reviewed-by: Joseph J. McGill <jmcgill@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/29836 Reviewed-by: Hostboot Team <hostboot@us.ibm.com> Reviewed-by: Shakeeb A. Pasha B K <shakeebbk@in.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: RAJA DAS <rajadas2@in.ibm.com> Reviewed-by: Santosh S. Puranik <santosh.puranik@in.ibm.com>
Diffstat (limited to 'src/import/chips/p9/procedures/hwp/perv/p9_sbe_arrayinit.C')
-rw-r--r--src/import/chips/p9/procedures/hwp/perv/p9_sbe_arrayinit.C1
1 files changed, 0 insertions, 1 deletions
diff --git a/src/import/chips/p9/procedures/hwp/perv/p9_sbe_arrayinit.C b/src/import/chips/p9/procedures/hwp/perv/p9_sbe_arrayinit.C
index 04f9c0da..55651514 100644
--- a/src/import/chips/p9/procedures/hwp/perv/p9_sbe_arrayinit.C
+++ b/src/import/chips/p9/procedures/hwp/perv/p9_sbe_arrayinit.C
@@ -69,7 +69,6 @@ fapi2::ReturnCode p9_sbe_arrayinit(const
fapi2::Target<fapi2::TARGET_TYPE_PROC_CHIP>& i_target_chip)
{
fapi2::buffer<uint16_t> l_regions;
- fapi2::buffer<uint32_t> l_attr_pg;
fapi2::buffer<uint8_t> l_attr_read;
FAPI_INF("p9_sbe_arrayinit: Entering ...");
OpenPOWER on IntegriCloud