1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
|
/* IBM_PROLOG_BEGIN_TAG */
/* This is an automatically generated prolog. */
/* */
/* $Source: src/import/chips/p9/procedures/hwp/perv/p9_sbe_arrayinit.C $ */
/* */
/* OpenPOWER sbe Project */
/* */
/* Contributors Listed Below - COPYRIGHT 2015,2016 */
/* [+] International Business Machines Corp. */
/* */
/* */
/* Licensed under the Apache License, Version 2.0 (the "License"); */
/* you may not use this file except in compliance with the License. */
/* You may obtain a copy of the License at */
/* */
/* http://www.apache.org/licenses/LICENSE-2.0 */
/* */
/* Unless required by applicable law or agreed to in writing, software */
/* distributed under the License is distributed on an "AS IS" BASIS, */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or */
/* implied. See the License for the specific language governing */
/* permissions and limitations under the License. */
/* */
/* IBM_PROLOG_END_TAG */
//------------------------------------------------------------------------------
/// @file p9_sbe_arrayinit.C
///
/// @brief array init procedure to be called with any chiplet target except TP,EP,EC
//------------------------------------------------------------------------------
// *HWP HW Owner : Abhishek Agarwal <abagarw8@in.ibm.com>
// *HWP HW Backup Owner : Srinivas V Naga <srinivan@in.ibm.com>
// *HWP FW Owner : sunil kumar <skumar8j@in.ibm.com>
// *HWP Team : Perv
// *HWP Level : 2
// *HWP Consumed by : SBE
//------------------------------------------------------------------------------
//## auto_generated
#include "p9_sbe_arrayinit.H"
//## auto_generated
#include "p9_const_common.H"
#include <p9_perv_scom_addresses.H>
#include <p9_perv_scom_addresses_fld.H>
#include <p9_perv_sbe_cmn.H>
enum P9_SBE_ARRAYINIT_Private_Constants
{
LOOP_COUNTER = 0x0000000000042FFF,
REGIONS_EXCEPT_VITAL_AND_PLL = 0x7FE,
SCAN_TYPES_EXCEPT_TIME_GPTR_REPR = 0xDCF,
SELECT_EDRAM = 0x0,
SELECT_SRAM = 0x1,
START_ABIST_MATCH_VALUE = 0x0000000F00000000
};
static fapi2::ReturnCode p9_sbe_arrayinit_scan0_and_arrayinit_module_function(
const fapi2::Target<fapi2::TARGET_TYPE_PERV>& i_target_chiplet,
const fapi2::buffer<uint16_t> i_regions);
static fapi2::ReturnCode p9_sbe_arrayinit_sdisn_setup(const
fapi2::Target<fapi2::TARGET_TYPE_PERV>& i_target_chip,
const fapi2::buffer<uint8_t> i_attr,
const bool i_set);
fapi2::ReturnCode p9_sbe_arrayinit(const
fapi2::Target<fapi2::TARGET_TYPE_PROC_CHIP>& i_target_chip)
{
fapi2::buffer<uint16_t> l_regions;
fapi2::buffer<uint32_t> l_attr_pg;
fapi2::buffer<uint8_t> l_attr_read;
FAPI_INF("p9_sbe_arrayinit: Entering ...");
FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_CHIP_EC_FEATURE_SDISN_SETUP, i_target_chip, l_attr_read));
for (auto l_chplt_trgt : i_target_chip.getChildren<fapi2::TARGET_TYPE_PERV>
(static_cast<fapi2::TargetFilter>(fapi2::TARGET_FILTER_ALL_MC |
fapi2::TARGET_FILTER_ALL_NEST | fapi2::TARGET_FILTER_ALL_OBUS |
fapi2::TARGET_FILTER_ALL_PCI | fapi2::TARGET_FILTER_XBUS),
fapi2::TARGET_STATE_FUNCTIONAL))
{
FAPI_DBG("set sdis_n");
FAPI_TRY(p9_sbe_arrayinit_sdisn_setup(l_chplt_trgt, l_attr_read, true));
FAPI_DBG("Region setup");
FAPI_TRY(p9_perv_sbe_cmn_regions_setup_16(l_chplt_trgt,
REGIONS_EXCEPT_VITAL_AND_PLL, l_regions));
FAPI_DBG("l_regions value: %#018lX ", l_regions);
FAPI_DBG("Call proc_sbe_arryinit_scan0_and_arrayinit_module_function");
FAPI_TRY(p9_sbe_arrayinit_scan0_and_arrayinit_module_function(l_chplt_trgt,
l_regions));
FAPI_DBG("clear sdis_n");
FAPI_TRY(p9_sbe_arrayinit_sdisn_setup(l_chplt_trgt, l_attr_read, false));
}
FAPI_INF("p9_sbe_arrayinit: Exiting ...");
fapi_try_exit:
return fapi2::current_err;
}
/// @brief --Run arrayinit on all enabled chiplets
/// --Scan flush 0 to all rings except GPTR, Time, Repair on all enabled chiplets
///
///
/// @param[in] i_target_chiplet Reference to TARGET_TYPE_PERV target
/// @param[in] i_regions region value settings
/// @return FAPI2_RC_SUCCESS if success, else error code.
static fapi2::ReturnCode p9_sbe_arrayinit_scan0_and_arrayinit_module_function(
const fapi2::Target<fapi2::TARGET_TYPE_PERV>& i_target_chiplet,
const fapi2::buffer<uint16_t> i_regions)
{
bool l_read_reg = false;
fapi2::buffer<uint64_t> l_data64;
FAPI_INF("p9_sbe_arrayinit_scan0_and_arrayinit_module_function: Entering ...");
FAPI_DBG("Check for chiplet enable");
//Getting NET_CTRL0 register value
FAPI_TRY(fapi2::getScom(i_target_chiplet, PERV_NET_CTRL0, l_data64));
//l_read_reg = NET_CTRL0.CHIPLET_ENABLE
l_read_reg = l_data64.getBit<PERV_1_NET_CTRL0_CHIPLET_ENABLE>();
if ( l_read_reg )
{
FAPI_DBG("run array_init module for all chiplet except TP, EC, EP");
FAPI_TRY(p9_perv_sbe_cmn_array_init_module(i_target_chiplet, i_regions,
LOOP_COUNTER, SELECT_SRAM, SELECT_EDRAM, START_ABIST_MATCH_VALUE));
FAPI_DBG("run scan0 module for region except vital and pll, scan types except GPTR TIME REPR all chiplets except TP, EC, EP");
FAPI_TRY(p9_perv_sbe_cmn_scan0_module(i_target_chiplet, i_regions,
SCAN_TYPES_EXCEPT_TIME_GPTR_REPR));
}
FAPI_INF("p9_sbe_arrayinit_scan0_and_arrayinit_module_function: Exiting ...");
fapi_try_exit:
return fapi2::current_err;
}
/// @brief Sdis_n setup
///
/// @param[in] i_target_chip Reference to TARGET_TYPE_PERV target
/// @param[in] i_attr Attribute to decide the sdis setup
/// @param[in] i_set set or clear the LCBES condition
/// @return FAPI2_RC_SUCCESS if success, else error code.
static fapi2::ReturnCode p9_sbe_arrayinit_sdisn_setup(const
fapi2::Target<fapi2::TARGET_TYPE_PERV>& i_target_chip,
const fapi2::buffer<uint8_t> i_attr,
const bool i_set)
{
fapi2::buffer<uint64_t> l_data64;
FAPI_INF("p9_sbe_arrayinit_sdisn_setup: Entering ...");
if ( i_attr )
{
if ( i_set )
{
//Setting CPLT_CONF0 register value
l_data64.flush<0>();
//CPLT_CONF0.CTRL_CC_SDIS_DC_N = 1
l_data64.setBit<PERV_1_CPLT_CONF0_CTRL_CC_SDIS_DC_N>();
FAPI_TRY(fapi2::putScom(i_target_chip, PERV_CPLT_CONF0_OR, l_data64));
}
else
{
//Setting CPLT_CONF0 register value
l_data64.flush<0>();
//CPLT_CONF0.CTRL_CC_SDIS_DC_N = 0
l_data64.setBit<PERV_1_CPLT_CONF0_CTRL_CC_SDIS_DC_N>();
FAPI_TRY(fapi2::putScom(i_target_chip, PERV_CPLT_CONF0_CLEAR, l_data64));
}
}
FAPI_INF("p9_sbe_arrayinit_sdisn_setup: Exiting ...");
fapi_try_exit:
return fapi2::current_err;
}
|
