diff options
author | Andres Lugo-Reyes <aalugore@us.ibm.com> | 2017-01-13 14:14:44 -0600 |
---|---|---|
committer | William A. Bryan <wilbryan@us.ibm.com> | 2017-02-01 17:03:37 -0500 |
commit | 76e26cf2ef11acb8e7865b563ac0b9f67ce9c7fa (patch) | |
tree | a825054da253b5def81998d713f2217a4793ca1d /src/occ_405/pgpe/pgpe_shared.h | |
parent | 0ee0cf11ed50cf9c43d05a1ba2aa4f25801b6d97 (diff) | |
download | talos-occ-76e26cf2ef11acb8e7865b563ac0b9f67ce9c7fa.tar.gz talos-occ-76e26cf2ef11acb8e7865b563ac0b9f67ce9c7fa.zip |
WOF: Interface to read out OCC-PGPE shared SRAM and save data
Change-Id: I3300b3f2b8f237f2ac0ea74e1729617a3a86f600
RTC:130216
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/34958
Reviewed-by: William A. Bryan <wilbryan@us.ibm.com>
Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com>
Diffstat (limited to 'src/occ_405/pgpe/pgpe_shared.h')
-rw-r--r-- | src/occ_405/pgpe/pgpe_shared.h | 7 |
1 files changed, 0 insertions, 7 deletions
diff --git a/src/occ_405/pgpe/pgpe_shared.h b/src/occ_405/pgpe/pgpe_shared.h index a037cd4..e185e7b 100644 --- a/src/occ_405/pgpe/pgpe_shared.h +++ b/src/occ_405/pgpe/pgpe_shared.h @@ -37,7 +37,6 @@ #define PGPE_WOF_TBLS_LEN_OFFSET 0x54 // Offset addresses of OCC-PGPE Shared SRAM pointers (relative to Shared SRAM ptr) -#define PGPE_SHARED_REQUESTED_ACTIVE_QUAD_UPDATE_OFFSET 0x18 // PGPE Image Header Parameter addresses @@ -46,8 +45,6 @@ #define PGPE_SHARED_SRAM_SZ_PTR (PGPE_HEADER_ADDR + PGPE_SHARED_SRAM_SZ_OFFSET) - - // A pointer to PGPE Beacon Address #define PGPE_BEACON_ADDR_PTR (PGPE_HEADER_ADDR + PGPE_BEACON_ADDR_OFFSET) @@ -55,10 +52,6 @@ #define PGPE_ACTIVE_QUAD_ADDR_PTR (PGPE_HEADER_ADDR + PGPE_ACTIVE_QUAD_ADDR_OFFSET) #define PGPE_WOF_TBLS_ADDR_PTR (PGPE_HEADER_ADDR + PGPE_WOF_TBLS_ADDR_OFFSET) #define PGPE_WOF_TBLS_LEN_PTR (PGPE_HEADER_ADDR + PGPE_WOF_TBLS_LEN_OFFSET) -#define PGPE_SHARED_REQUESTED_ACTIVE_QUAD_UPDATE_PTR \ - (PGPE_SHARED_SRAM_ADDR_PTR + \ - PGPE_SHARED_REQUESTED_ACTIVE_QUAD_UPDATE_OFFSET) - // PMMR (Pstates PM region) in HOMMR #define PPMR_OPPM_ADDR_OFFSET 0x40 //offset of the OCC Pstates Parameter Block address in the PPMR header |