diff options
| author | Andres Lugo-Reyes <aalugore@us.ibm.com> | 2017-01-10 08:52:34 -0600 |
|---|---|---|
| committer | William A. Bryan <wilbryan@us.ibm.com> | 2017-02-01 16:45:08 -0500 |
| commit | 0ee0cf11ed50cf9c43d05a1ba2aa4f25801b6d97 (patch) | |
| tree | 64c8e2f6f33033495335fa952f51edb0f3ba07ae /src/occ_405/pgpe/pgpe_shared.h | |
| parent | 4d6a99902a2a377a12dbef720fea81873fb920cc (diff) | |
| download | talos-occ-0ee0cf11ed50cf9c43d05a1ba2aa4f25801b6d97.tar.gz talos-occ-0ee0cf11ed50cf9c43d05a1ba2aa4f25801b6d97.zip | |
WOF: Function to calculate the desired VFRT Mainstore address
Function also copies VFRT from Mainstore to SRAM and then
sends the WOF VFRT IPC command to the PGPE
Change-Id: I94c7d4bcc9179fce3f17c1b974a12186c67547c1
RTC: 130216
Depends-on: I2249777134608d9f79bdc85692a3acbf7907c3f5
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/34658
Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com>
Reviewed-by: William A. Bryan <wilbryan@us.ibm.com>
Diffstat (limited to 'src/occ_405/pgpe/pgpe_shared.h')
| -rw-r--r-- | src/occ_405/pgpe/pgpe_shared.h | 10 |
1 files changed, 9 insertions, 1 deletions
diff --git a/src/occ_405/pgpe/pgpe_shared.h b/src/occ_405/pgpe/pgpe_shared.h index 0610953..a037cd4 100644 --- a/src/occ_405/pgpe/pgpe_shared.h +++ b/src/occ_405/pgpe/pgpe_shared.h @@ -36,12 +36,18 @@ #define PGPE_WOF_TBLS_ADDR_OFFSET 0x50 #define PGPE_WOF_TBLS_LEN_OFFSET 0x54 +// Offset addresses of OCC-PGPE Shared SRAM pointers (relative to Shared SRAM ptr) +#define PGPE_SHARED_REQUESTED_ACTIVE_QUAD_UPDATE_OFFSET 0x18 + // PGPE Image Header Parameter addresses //Shared OCC-PGPE SRAM parameters #define PGPE_SHARED_SRAM_ADDR_PTR (PGPE_HEADER_ADDR + PGPE_SHARED_SRAM_ADDR_OFFSET) #define PGPE_SHARED_SRAM_SZ_PTR (PGPE_HEADER_ADDR + PGPE_SHARED_SRAM_SZ_OFFSET) + + + // A pointer to PGPE Beacon Address #define PGPE_BEACON_ADDR_PTR (PGPE_HEADER_ADDR + PGPE_BEACON_ADDR_OFFSET) @@ -49,7 +55,9 @@ #define PGPE_ACTIVE_QUAD_ADDR_PTR (PGPE_HEADER_ADDR + PGPE_ACTIVE_QUAD_ADDR_OFFSET) #define PGPE_WOF_TBLS_ADDR_PTR (PGPE_HEADER_ADDR + PGPE_WOF_TBLS_ADDR_OFFSET) #define PGPE_WOF_TBLS_LEN_PTR (PGPE_HEADER_ADDR + PGPE_WOF_TBLS_LEN_OFFSET) - +#define PGPE_SHARED_REQUESTED_ACTIVE_QUAD_UPDATE_PTR \ + (PGPE_SHARED_SRAM_ADDR_PTR + \ + PGPE_SHARED_REQUESTED_ACTIVE_QUAD_UPDATE_OFFSET) // PMMR (Pstates PM region) in HOMMR |
