summaryrefslogtreecommitdiffstats
path: root/arch/x86/dts
Commit message (Expand)AuthorAgeFilesLines
* dm: x86: minnowmax: Move PCI to use driver modelSimon Glass2015-07-141-0/+10
* x86: queensbay: Change PCIe root ports' interrupt routingBin Meng2015-07-141-4/+16
* x86: queensbay: Correct Topcliff device irqsBin Meng2015-07-141-12/+12
* x86: crownbay: Enable DM RTC supportBin Meng2015-07-142-0/+7
* x86: crownbay: Add MP initializationBin Meng2015-07-141-0/+20
* x86: gpio: add pinctrl support from the device treeGabriel Huau2015-06-041-0/+23
* x86: qemu: Implement PIRQ routingBin Meng2015-06-042-0/+48
* x86: coreboot: Control I/O port 0xb2 writing via device treeBin Meng2015-06-041-0/+1
* x86: qemu: Create separate i440fx and q35 device treesBin Meng2015-06-043-2/+37
* x86: quark: Implement PIRQ routingBin Meng2015-06-041-0/+22
* x86: Refactor PIRQ routing supportBin Meng2015-06-041-0/+54
* x86: Support QEMU x86 targetsBin Meng2015-06-042-1/+36
* x86: Enable multi-core init for Minnowboard MAXSimon Glass2015-04-301-0/+20
* x86: link: Add PCH driver to support SPI FlashSimon Glass2015-04-291-1/+1
* x86: minnowmax: use the correct NOR in the configurationGabriel Huau2015-04-291-1/+1
* x86: minnowmax: add GPIO banks in the device treeGabriel Huau2015-04-291-0/+42
* x86: Add alias for SPI node in the board dtsBin Meng2015-04-293-2/+11
* x86: chromebook_link: dts: Add PCH and LPC devicesSimon Glass2015-04-181-31/+39
* dm: x86: pci: Convert chromebook_link to use driver model for pciSimon Glass2015-04-181-1/+2
* dm: x86: pci: Convert coreboot to use driver model for pciSimon Glass2015-04-181-0/+7
* x86: Add support for panther (Asus Chromebox)Simon Glass2015-04-162-0/+65
* x86: Add SPI support to quark/galileoBin Meng2015-02-061-0/+13
* x86: galileo: Add GPIO supportBin Meng2015-02-061-0/+14
* x86: quark: Call MRC in dram_init()Bin Meng2015-02-061-0/+25
* x86: Add basic Intel Galileo board supportBin Meng2015-02-062-0/+44
* x86: Add support for Intel Minnowboard MaxSimon Glass2015-02-064-2/+3332
* x86: dts: Add SPI flash MRC details for chromebook_linkSimon Glass2015-01-241-1/+14
* x86: Make chromebook_link the default board for corebootBin Meng2015-01-133-219/+217
* x86: ivybridge: Update microcode early in bootSimon Glass2015-01-131-3/+0
* x86: crownbay: Add pci devices in the dts fileBin Meng2015-01-131-0/+81
* x86: Use ePAPR defined properties for x86-uartBin Meng2015-01-131-3/+2
* x86: Clean up the board dts filesBin Meng2015-01-123-24/+7
* x86: Rename coreboot.dsti to serial.dtsiBin Meng2015-01-123-2/+2
* x86: Remove alex.dts in arch/x86/dtsBin Meng2015-01-122-25/+0
* x86: Rename coreboot-serial to x86-serialBin Meng2014-12-181-1/+1
* x86: Convert microcode format to device-tree-onlySimon Glass2014-12-181-0/+7
* x86: Integrate Tunnel Creek processor microcodeBin Meng2014-12-181-0/+368
* x86: ivybridge: Update the microcodeSimon Glass2014-12-185-1374/+1502
* x86: Move microcode updates into a separate directorySimon Glass2014-12-183-2/+2
* x86: Add Intel Crown Bay board dts fileBin Meng2014-12-132-1/+55
* x86: dts: Add video information to the device treeSimon Glass2014-11-251-0/+13
* x86: dts: Add SATA settings for linkSimon Glass2014-11-251-0/+7
* x86: dts: Add LPC settings for linkSimon Glass2014-11-251-0/+8
* x86: dts: Move PCI peripherals into a pci nodeSimon Glass2014-11-251-13/+15
* x86: ivybridge: Implement SDRAM initSimon Glass2014-11-211-0/+111
* x86: chromebook_link: Enable GPIO supportSimon Glass2014-11-211-0/+3
* x86: dts: Add microcode updates for ivybridge CPUSimon Glass2014-11-213-0/+1382
* x86: ivybridge: Add early LPC init so that serial worksSimon Glass2014-11-211-0/+1
* x86: Add chromebook_link boardSimon Glass2014-11-212-0/+2
* dm: x86: Convert coreboot serial to use driver modelSimon Glass2014-10-231-2/+2
OpenPOWER on IntegriCloud