summaryrefslogtreecommitdiffstats
path: root/arch/arm/cpu/armv8/cache_v8.c
Commit message (Expand)AuthorAgeFilesLines
* armv8: fsl-lsch3: Rewrite MMU translation table entriesAlison Wang2015-09-011-4/+13
* ARM: cache: implement a default weak flush_cache() functionWu, Josh2015-08-121-8/+0
* ARM: cache: add an empty stub function for invalidate/flush dcacheWu, Josh2015-08-121-8/+0
* armv8: caches: Added routine to set non cacheable regionSiva Durga Prasad Paladugu2015-07-311-0/+36
* armv8/cache: Fix page table creationThierry Reding2015-07-281-2/+2
* armv8/fsl-lsch3: Convert flushing L3 to assembly to avoid using stackYork Sun2015-02-241-7/+11
* ARMv8/FSL_LSCH3: Add FSL_LSCH3 SoCYork Sun2014-07-031-1/+6
* ARMv8: Adjust MMU setupYork Sun2014-07-031-30/+20
* armv8/cache: Change cache invalidate and flush functionYork Sun2014-04-071-1/+2
* armv8/cache: Consolidate setting for MAIR and TCRYork Sun2014-04-071-3/+19
* arm64: core supportDavid Feng2014-01-091-0/+219
OpenPOWER on IntegriCloud