summaryrefslogtreecommitdiffstats
path: root/arch/arc/lib/strchr-700.S
diff options
context:
space:
mode:
authorAlexey Brodkin <abrodkin@synopsys.com>2015-03-27 12:47:29 +0300
committerAlexey Brodkin <abrodkin@synopsys.com>2015-04-03 09:47:49 +0300
commitae4a351ad9e3b800e8eb55b27c302d8be256540e (patch)
treebf2c39420dd77f91f22083bdd912da76cf7e1439 /arch/arc/lib/strchr-700.S
parent36d68668e33191d55b2a23c9f0ec0c1ffecd6897 (diff)
downloadtalos-obmc-uboot-ae4a351ad9e3b800e8eb55b27c302d8be256540e.tar.gz
talos-obmc-uboot-ae4a351ad9e3b800e8eb55b27c302d8be256540e.zip
arc: cache - build invalidate_icache_all() and invalidate_dcache_all()
always Make both invalidate_icache_all() and invalidate_dcache_all() available even if U-Boot is configured with CONFIG_SYS_DCACHE_OFF and/or CONFIG_SYS_ICACHE_OFF. This is useful because configuration of U-Boot may not match actual hardware features. Real board may have cache(s) but for some reason we may want to run U-Boot with cache(s) disabled (for example if some peripherals work improperly with existing drivers if data cache is enabled). So board may start with cache(s) enabled (that's the case for ARC cores with built-in caches) but early in U-Boot we disable cache(s) and make sure all contents of data cache gets flushed in RAM. Signed-off-by: Alexey Brodkin <abrodkin@synopsys.com>
Diffstat (limited to 'arch/arc/lib/strchr-700.S')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud