diff options
author | Krzysztof Kozlowski <k.kozlowski@samsung.com> | 2015-10-19 14:00:32 +0900 |
---|---|---|
committer | Krzysztof Kozlowski <k.kozlowski@samsung.com> | 2015-11-18 22:02:02 +0900 |
commit | 94af7a3c310f5877dc6f756179b92f24f89a9b08 (patch) | |
tree | 8b249c55caf13bddf088894d4da50abadb55d88f | |
parent | 8005c49d9aea74d382f474ce11afbbc7d7130bec (diff) | |
download | talos-obmc-linux-94af7a3c310f5877dc6f756179b92f24f89a9b08.tar.gz talos-obmc-linux-94af7a3c310f5877dc6f756179b92f24f89a9b08.zip |
clk: samsung: exynos4: Add SSS gate clock
Add a gate clock for controlling all clocks of Security Sub System
(SSS).
Signed-off-by: Krzysztof Kozlowski <k.kozlowski@samsung.com>
Acked-by: Stephen Boyd <sboyd@codeaurora.org>
-rw-r--r-- | drivers/clk/samsung/clk-exynos4.c | 1 | ||||
-rw-r--r-- | include/dt-bindings/clock/exynos4.h | 1 |
2 files changed, 2 insertions, 0 deletions
diff --git a/drivers/clk/samsung/clk-exynos4.c b/drivers/clk/samsung/clk-exynos4.c index 7f370d3e0983..ac03e4fe2871 100644 --- a/drivers/clk/samsung/clk-exynos4.c +++ b/drivers/clk/samsung/clk-exynos4.c @@ -1024,6 +1024,7 @@ static struct samsung_gate_clock exynos4_gate_clks[] __initdata = { 0, 0), GATE(CLK_AC97, "ac97", "aclk100", GATE_IP_PERIL, 27, 0, 0), + GATE(CLK_SSS, "sss", "aclk133", GATE_IP_DMC, 4, 0, 0), GATE(CLK_PPMUDMC0, "ppmudmc0", "aclk133", GATE_IP_DMC, 8, 0, 0), GATE(CLK_PPMUDMC1, "ppmudmc1", "aclk133", GATE_IP_DMC, 9, 0, 0), GATE(CLK_PPMUCPU, "ppmucpu", "aclk133", GATE_IP_DMC, 10, 0, 0), diff --git a/include/dt-bindings/clock/exynos4.h b/include/dt-bindings/clock/exynos4.h index c4b1676ea674..c40111f36d5e 100644 --- a/include/dt-bindings/clock/exynos4.h +++ b/include/dt-bindings/clock/exynos4.h @@ -93,6 +93,7 @@ #define CLK_SCLK_FIMG2D 177 /* gate clocks */ +#define CLK_SSS 255 #define CLK_FIMC0 256 #define CLK_FIMC1 257 #define CLK_FIMC2 258 |