1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
|
# IBM_PROLOG_BEGIN_TAG
# This is an automatically generated prolog.
#
# $Source: src/usr/diag/prdf/common/plat/pegasus/Proc_regs_PCIE.rule $
#
# IBM CONFIDENTIAL
#
# COPYRIGHT International Business Machines Corp. 2012,2013
#
# p1
#
# Object Code Only (OCO) source materials
# Licensed Internal Code Source Materials
# IBM HostBoot Licensed Internal Code
#
# The source code for this program is not published or otherwise
# divested of its trade secrets, irrespective of what has been
# deposited with the U.S. Copyright Office.
#
# Origin: 30
#
# IBM_PROLOG_END_TAG
############################################################################
# PCIE Chiplet Registers
############################################################################
register PCIE_CHIPLET_CS_FIR
{
name "ES.PE_WRAP_TOP.TPC.XFIR";
scomaddr 0x09040000;
capture group default;
};
register PCIE_CHIPLET_RE_FIR
{
name "ES.PE_WRAP_TOP.TPC.RFIR";
scomaddr 0x09040001;
capture group default;
};
register PCIE_CHIPLET_FIR_MASK
{
name "ES.PE_WRAP_TOP.TPC.FIR_MASK";
scomaddr 0x09040002;
capture type secondary;
capture group default;
};
register PCIE_CHIPLET_SPA
{
name "ES.PE_WRAP_TOP.TPC.EPS.FIR.SPATTN";
scomaddr 0x09040004;
capture group default;
};
register PCIE_CHIPLET_SPA_MASK
{
name "ES.PE_WRAP_TOP.TPC.EPS.FIR.SPA_MASK";
scomaddr 0x09040007;
capture type secondary;
capture group default;
};
############################################################################
# PCIE Chiplet LFIR
############################################################################
register PCIE_LFIR
{
name "ES.PE_WRAP_TOP.TPC.LOCAL_FIR";
scomaddr 0x0904000a;
reset (&, 0x0904000b);
mask (|, 0x0904000f);
capture group default;
};
register PCIE_LFIR_MASK
{
name "ES.PE_WRAP_TOP.TPC.EPS.FIR.LOCAL_FIR_MASK";
scomaddr 0x0904000d;
capture type secondary;
capture group default;
};
register PCIE_LFIR_ACT0
{
name "ES.PE_WRAP_TOP.TPC.EPS.FIR.LOCAL_FIR_ACTION0";
scomaddr 0x09040010;
capture type secondary;
capture group default;
};
register PCIE_LFIR_ACT1
{
name "ES.PE_WRAP_TOP.TPC.EPS.FIR.LOCAL_FIR_ACTION1";
scomaddr 0x09040011;
capture type secondary;
capture group default;
};
# FIXME: RTC 67200 We are currently unable to SCOM to the PCICLOCKFIRs during
# hostboot. Dean is working on a HW solution for the time being, PRD will
# not do analysis on these FIRs. This story will be used to re-enable
# analysis.
############################################################################
# PCIE Chiplet PCICLOCKFIR_0
############################################################################
register PCICLOCKFIR_0
{
name "ES.PE_WRAP_TOP.PE0.PH3_TOP.ETU.RSB.PR_REGS.LEM.FIR_REG";
scomaddr 0x09012000;
reset (&, 0x09012001);
mask (|, 0x09012005);
capture group never; #FIXME: RTC 67200
};
register PCICLOCKFIR_0_MASK
{
name "ES.PE_WRAP_TOP.PE0.PH3_TOP.ETU.RSB.PR_REGS.LEM.FIR_MASK_REG";
scomaddr 0x09012003;
capture type secondary;
capture group never; #FIXME: RTC 67200
};
register PCICLOCKFIR_0_ACT0
{
name "ES.PE_WRAP_TOP.PE0.PH3_TOP.ETU.RSB.PR_REGS.LEM.FIR_ACTION0_REG";
scomaddr 0x09012006;
capture type secondary;
capture group never; #FIXME: RTC 67200
};
register PCICLOCKFIR_0_ACT1
{
name "ES.PE_WRAP_TOP.PE0.PH3_TOP.ETU.RSB.PR_REGS.LEM.FIR_ACTION1_REG";
scomaddr 0x09012007;
capture type secondary;
capture group never; #FIXME: RTC 67200
};
############################################################################
# PCIE Chiplet PCICLOCKFIR_1
############################################################################
register PCICLOCKFIR_1
{
name "ES.PE_WRAP_TOP.PE1.PH3_TOP.ETU.RSB.PR_REGS.LEM.FIR_REG";
scomaddr 0x09012400;
reset (&, 0x09012401);
mask (|, 0x09012405);
capture group never; #FIXME: RTC 67200
};
register PCICLOCKFIR_1_MASK
{
name "ES.PE_WRAP_TOP.PE1.PH3_TOP.ETU.RSB.PR_REGS.LEM.FIR_MASK_REG";
scomaddr 0x09012403;
capture type secondary;
capture group never; #FIXME: RTC 67200
};
register PCICLOCKFIR_1_ACT0
{
name "ES.PE_WRAP_TOP.PE1.PH3_TOP.ETU.RSB.PR_REGS.LEM.FIR_ACTION0_REG";
scomaddr 0x09012406;
capture type secondary;
capture group never; #FIXME: RTC 67200
};
register PCICLOCKFIR_1_ACT1
{
name "ES.PE_WRAP_TOP.PE1.PH3_TOP.ETU.RSB.PR_REGS.LEM.FIR_ACTION1_REG";
scomaddr 0x09012407;
capture type secondary;
capture group never; #FIXME: RTC 67200
};
############################################################################
# PCIE Chiplet PCICLOCKFIR_2
############################################################################
register PCICLOCKFIR_2
{
name "ES.PE_WRAP_TOP.PE2.PH3_TOP.ETU.RSB.PR_REGS.LEM.FIR_REG";
scomaddr 0x09012800;
reset (&, 0x09012801);
mask (|, 0x09012805);
capture group never; #FIXME: RTC 67200
};
register PCICLOCKFIR_2_MASK
{
name "ES.PE_WRAP_TOP.PE2.PH3_TOP.ETU.RSB.PR_REGS.LEM.FIR_MASK_REG";
scomaddr 0x09012803;
capture type secondary;
capture group never; #FIXME: RTC 67200
};
register PCICLOCKFIR_2_ACT0
{
name "ES.PE_WRAP_TOP.PE2.PH3_TOP.ETU.RSB.PR_REGS.LEM.FIR_ACTION0_REG";
scomaddr 0x09012806;
capture type secondary;
capture group never; #FIXME: RTC 67200
};
register PCICLOCKFIR_2_ACT1
{
name "ES.PE_WRAP_TOP.PE2.PH3_TOP.ETU.RSB.PR_REGS.LEM.FIR_ACTION1_REG";
scomaddr 0x09012807;
capture type secondary;
capture group never; #FIXME: RTC 67200
};
############################################################################
# PCIE Chiplet PBFFIR
############################################################################
register PBFFIR
{
name "ES.PBES_WRAP_TOP.PBES_TOP.MISC_IOF.SCOM.PB_IOF_FIR_REG";
scomaddr 0x09010800;
reset (&, 0x09010801);
mask (|, 0x09010805);
capture group default;
};
register PBFFIR_MASK
{
name "ES.PBES_WRAP_TOP.PBES_TOP.MISC_IOF.SCOM.PB_IOF_FIR_MASK_REG";
scomaddr 0x09010803;
capture type secondary;
capture group default;
};
register PBFFIR_ACT0
{
name "ES.PBES_WRAP_TOP.PBES_TOP.MISC_IOF.SCOM.PB_IOF_FIR_ACTION0_REG";
scomaddr 0x09010806;
capture type secondary;
capture group default;
};
register PBFFIR_ACT1
{
name "ES.PBES_WRAP_TOP.PBES_TOP.MISC_IOF.SCOM.PB_IOF_FIR_ACTION1_REG";
scomaddr 0x09010807;
capture type secondary;
capture group default;
};
############################################################################
# PCIE Chiplet IOPPCIFIR_0
############################################################################
register IOPPCIFIR_0
{
name "IOP.IOP_X880.IOP_PMA0.IOP_PMA_PLL0.IOP_PMA_PLL_RLM.IOP_PMA_PLL_REG_CONTROL.FIR_STATUS_REG";
scomaddr 0x09011400;
reset (&, 0x09011401);
mask (|, 0x09011405);
capture group default;
};
register IOPPCIFIR_0_MASK
{
name "IOP.IOP_X880.IOP_PMA0.IOP_PMA_PLL0.IOP_PMA_PLL_RLM.IOP_PMA_PLL_REG_CONTROL.FIR_MASK_REG";
scomaddr 0x09011403;
capture type secondary;
capture group default;
};
register IOPPCIFIR_0_ACT0
{
name "IOP.IOP_X880.IOP_PMA0.IOP_PMA_PLL0.IOP_PMA_PLL_RLM.IOP_PMA_PLL_REG_CONTROL.FIR_ACTION0_REG";
scomaddr 0x09011406;
capture type secondary;
capture group default;
};
register IOPPCIFIR_0_ACT1
{
name "IOP.IOP_X880.IOP_PMA0.IOP_PMA_PLL0.IOP_PMA_PLL_RLM.IOP_PMA_PLL_REG_CONTROL.FIR_ACTION1_REG";
scomaddr 0x09011407;
capture type secondary;
capture group default;
};
############################################################################
# PCIE Chiplet IOPPCIFIR_1
############################################################################
register IOPPCIFIR_1
{
name "IOP.IOP_X881.IOP_PMA0.IOP_PMA_PLL0.IOP_PMA_PLL_RLM.IOP_PMA_PLL_REG_CONTROL.FIR_STATUS_REG";
scomaddr 0x09011840;
reset (&, 0x09011841);
mask (|, 0x09011845);
capture group default;
};
register IOPPCIFIR_1_MASK
{
name "IOP.IOP_X881.IOP_PMA0.IOP_PMA_PLL0.IOP_PMA_PLL_RLM.IOP_PMA_PLL_REG_CONTROL.FIR_MASK_REG";
scomaddr 0x09011843;
capture type secondary;
capture group default;
};
register IOPPCIFIR_1_ACT0
{
name "IOP.IOP_X881.IOP_PMA0.IOP_PMA_PLL0.IOP_PMA_PLL_RLM.IOP_PMA_PLL_REG_CONTROL.FIR_ACTION0_REG";
scomaddr 0x09011846;
capture type secondary;
capture group default;
};
register IOPPCIFIR_1_ACT1
{
name "IOP.IOP_X881.IOP_PMA0.IOP_PMA_PLL0.IOP_PMA_PLL_RLM.IOP_PMA_PLL_REG_CONTROL.FIR_ACTION1_REG";
scomaddr 0x09011847;
capture type secondary;
capture group default;
};
|
