blob: 2ccb46b5081aeb72ba205bcd13e9cd8ea25fee04 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
|
<!-- IBM_PROLOG_BEGIN_TAG -->
<!-- This is an automatically generated prolog. -->
<!-- -->
<!-- $Source: src/import/chips/p9/procedures/xml/error_info/p9_memory_mss_freq.xml $ -->
<!-- -->
<!-- OpenPOWER HostBoot Project -->
<!-- -->
<!-- Contributors Listed Below - COPYRIGHT 2015,2016 -->
<!-- [+] International Business Machines Corp. -->
<!-- -->
<!-- -->
<!-- Licensed under the Apache License, Version 2.0 (the "License"); -->
<!-- you may not use this file except in compliance with the License. -->
<!-- You may obtain a copy of the License at -->
<!-- -->
<!-- http://www.apache.org/licenses/LICENSE-2.0 -->
<!-- -->
<!-- Unless required by applicable law or agreed to in writing, software -->
<!-- distributed under the License is distributed on an "AS IS" BASIS, -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or -->
<!-- implied. See the License for the specific language governing -->
<!-- permissions and limitations under the License. -->
<!-- -->
<!-- IBM_PROLOG_END_TAG -->
<!-- -->
<!-- @file memory_mss_freq.xml -->
<!-- @brief Error xml for mss_freq -->
<!-- -->
<!-- *HWP HWP Owner: Andre Marin <aamarin@us.ibm.com> -->
<!-- *HWP HWP Backup: Brian Silver <bsilver@us.ibm.com> -->
<!-- *HWP Team: Memory -->
<!-- *HWP Level: 1 -->
<!-- *HWP Consumed by: HB:FSP -->
<!-- -->
<!-- //TK - This needs to be cleaned up after mss_freq is refactored - AAM -->
<hwpErrors>
<hwpError>
<rc>RC_MSS_INVALID_TIMING_VALUE</rc>
<description>Invalid value calculated for timing value based on MTB and FTB from SPD.</description>
<ffdc>VALUE</ffdc>
<callout>
<target>DIMM_TARGET</target>
<priority>HIGH</priority>
</callout>
<deconfigure>
<target>DIMM_TARGET</target>
</deconfigure>
</hwpError>
<hwpError>
<rc>RC_MSS_REACHED_HIGHEST_TCK</rc>
<description>
No valid tCK exists that would produce a CAS latency that is common among all dimms.
</description>
<ffdc>TCK</ffdc>
</hwpError>
<hwpError>
<rc>RC_MSS_NO_COMMON_SUPPORTED_CL</rc>
<description>Current Configuration has no common supported CL values.</description>
<ffdc>CL_SUPPORTED</ffdc>
<callout>
<target>MCS_TARGET</target>
<priority>HIGH</priority>
</callout>
<deconfigure>
<target>MCS_TARGET</target>
</deconfigure>
</hwpError>
<hwpError>
<rc>RC_MSS_EXCEED_TAA_MAX_NO_CL</rc>
<description>Exceeded TAA MAX with Lowest frequency. No compatable CL.</description>
<ffdc>CL</ffdc>
<callout>
<target>DIMM_TARGET</target>
<priority>HIGH</priority>
</callout>
<deconfigure>
<target>DIMM_TARGET</target>
</deconfigure>
</hwpError>
<hwpError>
<rc>RC_MSS_FREQ_NOT_EQUAL_NEST_FREQ</rc>
<description>
Case when mss_freq speeds are different and sync mode is required,
and mss_freq is not equal to nest freq.
</description>
<ffdc>MSS_FREQ</ffdc>
<ffdc>NEST_FREQ</ffdc>
<callout>
<target>MCS_TARGET</target>
<priority>HIGH</priority>
</callout>
<deconfigure>
<target>MCS_TARGET</target>
</deconfigure>
</hwpError>
<!-- TK - Should this be FFDC or just return FAPI2_RC_FALSE? - AAM -->
<hwpError>
<rc>RC_MSS_UNSUPPORTED_FREQ_CALCULATED</rc>
<description>The frequency calculated with spd data is not supported by the jedec standards.</description>
<ffdc>DIMM_MIN_FREQ</ffdc>
</hwpError>
<!-- TK - I don't think this belongs in this file - AAM -->
<hwpError>
<rc>RC_MSS_UNSUPPORTED_DEV_TYPE</rc>
<description>Device type is not DDR4.</description>
<ffdc>DEV_TYPE</ffdc>
<callout>
<target>DIMM_TARGET</target>
<priority>HIGH</priority>
</callout>
<deconfigure>
<target>DIMM_TARGET</target>
</deconfigure>
</hwpError>
</hwpErrors>
|
