summaryrefslogtreecommitdiffstats
path: root/src/import/chips/p9/procedures/hwp/memory/lib
Commit message (Expand)AuthorAgeFilesLines
* Remove ZQCAL redundant CCS inst, move to draminit_trainingAndre Marin2017-05-2515-183/+361
* Updated memory DD1 vs DD2 attributeStephen Glancy2017-05-241-3/+3
* Change cas latency to be per MCAJacob Harvey2017-05-246-116/+113
* Clear DLL CNTL ERROR and FIR bits for workaroundJacob Harvey2017-05-243-2/+49
* p9_cen_ref_clk_enable -- p9 initial versionPeng Fei GOU2017-05-221-21/+0
* Fix seg fault on DQS alignment workaround faultJacob Harvey2017-05-221-2/+1
* Removes traits to mirror DD2 hardwareStephen Glancy2017-05-223-11/+0
* Adds DCD calibration control attributesStephen Glancy2017-05-223-0/+60
* Add DLL workaround and unit testsAndre Marin2017-05-127-26/+692
* Added DQS alignment workaroundStephen Glancy2017-05-126-26/+602
* Move index API to generic/memory folderAndre Marin2017-05-126-89/+5
* Add PHY sequencer refresh settings after draminitAndre Marin2017-05-128-15/+387
* Fixes RD VREF runtime calculationStephen Glancy2017-05-073-4/+8
* Add empty DQS alignment workaroundsAndre Marin2017-05-052-0/+48
* p9_mss_setup_bars -- customize interleave granularityJoe McGill2017-05-051-0/+24
* Change RD_CTR workaround val and update attr nameJacob Harvey2017-05-032-5/+5
* Add empty dll workaround files for HB CI to mirrorAndre Marin2017-04-272-0/+48
* Fix eff_config_thermal's powerlimit check SW386095Jacob Harvey2017-04-273-26/+55
* Added read ctr bad delay workaroundStephen Glancy2017-04-276-6/+450
* Increasing CCS polling limit for HB timeoutJacob Harvey2017-04-271-3/+3
* Move memory_size API to generic folder to share among controllersAndre Marin2017-04-233-65/+7
* Change accesses to IS_SIM to use mss accessorJacob Harvey2017-04-203-13/+13
* Fix up setup_cal and vref attrsJacob Harvey2017-04-177-32/+114
* Fix MCBIST lab tool to print compare mode fail logs for all ports in bcast modeLouis Stermole2017-04-142-0/+40
* Added RCD Protect time and MNFG Flag check to unmask functionMatthew Hickman2017-04-132-26/+230
* L3 procedure work for p9_mss_draminit_trainingJacob Harvey2017-04-076-91/+228
* Change accesses to IS_SIM to use mss accessorJacob Harvey2017-04-071-1/+1
* Add empty zqcal files for HB to mirrorAndre Marin2017-04-062-0/+48
* Fixed blue waterfall's error messageStephen Glancy2017-04-021-1/+1
* Change base decoder, add ddr4 namespace, and common API btw modulesAndre Marin2017-04-022-62/+46
* Fixed blue waterfall workaround bugsStephen Glancy2017-04-022-6/+4
* Disable ECC Hash in simAndre Marin2017-04-021-2/+6
* Updates DCD to pass on a/b failureStephen Glancy2017-03-311-6/+8
* Add base spd decoder to share among controllersAndre Marin2017-03-2723-10656/+34
* Modify sim delay after reset_n due to VBU performance hitAndre Marin2017-03-271-2/+6
* Attribute support of customization of Nimbus DD1 PCI reference clock speed.Thi Tran2017-03-241-0/+22
* Fixed unmasking bug on Ecc Bit 52/55 after draminit mcMatthew Hickman2017-03-231-2/+2
* Fixing tfaw and trrd calculationsJacob Harvey2017-03-235-367/+239
* Move find API to share among memory controllersAndre Marin2017-03-2239-515/+39
* Fixes underflow error in DCD calStephen Glancy2017-03-222-16/+19
* Move scom API to share among controllersAndre Marin2017-03-1841-438/+51
* Fix build error: nonnull argument compared to NULLStewart Smith2017-03-171-6/+0
* Fix add rtt_wr eff_dimm unit tests and header file fixAndre Marin2017-03-162-10/+13
* Updates code to run PHY DCD calibrationStephen Glancy2017-03-164-172/+531
* Update mss_eff_config to L3Jacob Harvey2017-03-1610-108/+356
* Change accesses to IS_SIM to use mss accessorJacob Harvey2017-03-162-16/+16
* Disable RTT_WR during WR_LEVEL cal step, and set equivalent terminationsLouis Stermole2017-03-157-33/+982
* Add pos API to be shared among controllers, move generic files to utilsAndre Marin2017-03-1541-302/+91
* Change accesses to IS_SIM to use mss accessorJacob Harvey2017-03-141-6/+6
* Fixing eff_config_thermal wrapper, added error xmlJacob Harvey2017-03-141-0/+10
OpenPOWER on IntegriCloud