summaryrefslogtreecommitdiffstats
path: root/src/import/chips/p9/procedures/hwp/memory/lib/mc
Commit message (Expand)AuthorAgeFilesLines
...
* Add better trace to MSS restore DRAM repairs function and add lab wrapperLouis Stermole2018-02-061-6/+17
* Fix Galois codes for chip marks added by MSS restore_repairs functionLouis Stermole2017-11-282-12/+50
* Create xlate equality function for dimm kindJacob Harvey2017-11-101-1/+1
* Update HPW Level for MSS API libraryAndre Marin2017-11-015-10/+10
* Updates error paths for PRD FIR checkingStephen Glancy2017-10-022-3/+3
* Add Write CRC attributes to xml and eff_dimmAndre Marin2017-09-251-1/+1
* Changed two symbol correction disable to mnfg flag DISABLE_DRAM_REPAIRSMatthew Hickman2017-09-251-2/+2
* Remove logic to disable memory clocks in STR if in PD_AND_STR_CLK_STOP modeAndre Marin2017-09-071-7/+0
* Adds DDR4 hybrid NV-RDIMM supportStephen Glancy2017-08-291-1/+1
* Modify BAD_DQ_BITMAP to DIMM target for FW to reuse w/CentaurAndre Marin2017-08-211-4/+4
* Disabled TCE corrections for MNFG ThresholdMatthew Hickman2017-07-271-0/+130
* L3 draminit and mss_libJacob Harvey2017-07-262-27/+27
* Set HB to ignore draminit_training failsJacob Harvey2017-06-301-0/+1
* Disable mem clk stop when in STR for DD2.* onlyAndre Marin2017-06-141-1/+5
* Change power controll settings for PD/STRJacob Harvey2017-06-051-4/+5
* Move index API to generic/memory folderAndre Marin2017-05-121-2/+1
* Added RCD Protect time and MNFG Flag check to unmask functionMatthew Hickman2017-04-131-23/+211
* Disable ECC Hash in simAndre Marin2017-04-021-2/+6
* Modify sim delay after reset_n due to VBU performance hitAndre Marin2017-03-271-2/+6
* Move find API to share among memory controllersAndre Marin2017-03-223-3/+3
* Move scom API to share among controllersAndre Marin2017-03-186-7/+7
* Change accesses to IS_SIM to use mss accessorJacob Harvey2017-03-161-8/+8
* Add pos API to be shared among controllers, move generic files to utilsAndre Marin2017-03-152-2/+2
* Add 500us delay after RESET_n & turn on clks before RESET_n to meet JEDEC specAndre Marin2017-03-131-1/+9
* Change accesses to IS_SIM to use mss accessorJacob Harvey2017-03-101-3/+3
* Add x8s to address translation tableAndre Marin2017-03-032-142/+1169
* Add c_str generic API and update makefilesAndre Marin2017-03-031-1/+1
* Change R17/R16 bits for 1R DIMM config depending on slot configsBrian Silver2017-03-031-4/+4
* Add LRDIMM to translation register infrastructure and unit tests.Andre Marin2017-03-032-622/+1361
* Add 3DS DIMM supportBrian Silver2017-03-032-194/+1723
* Update memory library for 1R 4gbx4 DIMMBrian Silver2017-03-032-112/+372
* Add empty xlate.H for HB mirrorBrian Silver2017-03-031-0/+24
* Add support for dynamic MC PERF2 register setupBrian Silver2017-03-031-2/+2
* Implementing thermal_initJacob Harvey2017-03-031-11/+9
* Change mss build to account for double free in wrappersBrian Silver2017-03-031-1/+1
* Translate logical mca regisers in mcs chiplet as mca target typeBen Gass2017-03-031-11/+3
* Add 8Gb DRAM supportBrian Silver2017-03-031-5/+8
* Change include paths in memory/lib, testsBrian Silver2017-03-031-6/+6
* Change address translation registers to account for MCA odd portsBrian Silver2017-03-031-3/+11
* Add mcbist L2 functionBrian Silver2017-03-031-0/+220
* Another dummy commit to fix a mirror problemDan Crowell2017-03-032-3800/+0
* Add x8s to address translation tableAndre Marin2017-03-022-143/+1170
* Add MSS restore_repairs functionLouis Stermole2017-02-282-0/+923
* Disable memory throttle change_after_syncJacob Harvey2017-02-272-24/+103
* Updates MCBIST for dual-drop systemsStephen Glancy2017-02-101-0/+126
* Add c_str generic API and update makefilesAndre Marin2017-02-102-3/+3
* Map from Centaur canonical rank numbering to NimbusBrian Silver2017-02-072-16/+35
* Add DP16 API and unit testing needed to set PBA mode for LRDIMMsAndre Marin2017-02-071-1/+23
* Fix fapi2::current_err bug in checker.HJacob Harvey2017-01-121-4/+0
* Add rdtag change delay API and unit tests.Andre Marin2017-01-121-27/+68
OpenPOWER on IntegriCloud