summaryrefslogtreecommitdiffstats
path: root/src/import/chips/p9/procedures/hwp/memory/lib/ccs
Commit message (Expand)AuthorAgeFilesLines
* Adds explorer CCS specializationStephen Glancy2019-06-032-0/+25
* Moves CCS lab code to genericStephen Glancy2019-05-131-1/+4
* Fixed the ccs port merge conflicts and added lab codeMatthew Hickman2019-05-135-1719/+499
* Added empty files for ccs portMatthew Hickman2019-05-082-0/+48
* Moves blame a FIR API to genericStephen Glancy2019-04-151-1/+1
* Adds LRDIMM shadow register workaroundStephen Glancy2019-04-121-0/+18
* Updates CCS to run with quad encoded chip selectStephen Glancy2019-04-102-175/+325
* Enable median rank wr_vref value on NVDIMMTsung Yeung2019-04-051-0/+12
* Preload CCS program to support EPOW on NVDIMMTsung Yeung2019-04-041-1/+6
* NVDIMM RCD restore fix and zqcal timing fixTsung Yeung2019-03-251-5/+22
* Adds LRDIMM MWD fine training stepLi Meng2018-12-141-2/+2
* Adds LRDIMM MWD coarse training stepLi Meng2018-12-131-0/+37
* Adds CCS ODT helper commandsStephen Glancy2018-11-301-0/+62
* Adds MREP training for LRDIMMStephen Glancy2018-10-291-1/+48
* Adds code to run MPR writes on all ranks in a rank pairStephen Glancy2018-10-291-2/+39
* Adds per-Buffer addressability API for LRDIMMStephen Glancy2018-10-031-1/+1
* Moves and renames swizzle.H to genericStephen Glancy2018-09-191-1/+1
* Move poll.H into generic memory folderAndre Marin2018-07-251-1/+1
* Fixes CKE levels during RCD initializationStephen Glancy2018-06-142-4/+8
* Revert "Adds self time refresh entry and exit helper functions"Daniel M. Crowell2018-03-162-41/+3
* Adds self time refresh entry and exit helper functionsTsung Yeung2018-02-242-4/+42
* Adds ccs workaround to support SRE/SRXTsung Yeung2018-01-241-8/+17
* Adds self-refresh entry/exit commandsTsung Yeung2018-01-171-0/+79
* Fixes WR LVL terminationsStephen Glancy2018-01-131-1/+12
* Fix sim problems on awanJacob Harvey2017-11-021-2/+8
* Updates error paths for PRD FIR checkingStephen Glancy2017-10-021-1/+6
* Fix order of sequence for register control words, and CKE levelsAndre Marin2017-09-052-4/+42
* L3 draminit and mss_libJacob Harvey2017-07-262-28/+24
* Clean up memdiags ffdc namingJacob Harvey2017-07-171-5/+5
* L3 RAS for draminit_training, eff_config, libJacob Harvey2017-06-112-15/+33
* L3 procedure work for p9_mss_draminit_trainingJacob Harvey2017-04-071-5/+12
* Add DP16 API and unit testing needed to set PBA mode for LRDIMMsAndre Marin2017-02-072-11/+10
* Add read cmd, precharge all cmd, and read cmd CCS instruction and unit testsAndre Marin2017-01-031-18/+182
* Add DDR4 data buffer control words (BCWs) infrastructure & UT's.Andre Marin2016-12-061-2/+3
* Changes to limit DLL cal on spare DP8, stop CSS before startingBrian Silver2016-10-162-38/+66
* Update memory library for 1R 4gbx4 DIMMBrian Silver2016-09-131-58/+62
* Add ZQCL instruction after MRS have completedBrian Silver2016-08-241-25/+70
* Update prologs of mirrored files to apache licenseStephen Cprek2016-08-052-16/+28
* Change code owner/backup names to latest team membersBrian Silver2016-06-092-2/+2
* Add MC periodicsBrian Silver2016-06-011-1/+1
* Fix CCS program port assignment for western MCBrian Silver2016-05-041-2/+2
* Change include paths in memory/lib, testsBrian Silver2016-04-212-6/+6
* Add relative position functionsBrian Silver2016-04-211-0/+1
* Fixed doxygen errors and typosJacob Harvey2016-04-012-82/+82
* Change polling to include probes, add granular training controlsBrian Silver2016-04-012-8/+13
* Added mss::get/putScomBrian Silver2016-04-012-11/+11
* Initial commit of memory subsystemBrian Silver2016-04-012-0/+902
OpenPOWER on IntegriCloud