summaryrefslogtreecommitdiffstats
path: root/src/build/citest/etc/patches/patchlist.txt
diff options
context:
space:
mode:
Diffstat (limited to 'src/build/citest/etc/patches/patchlist.txt')
-rw-r--r--src/build/citest/etc/patches/patchlist.txt8
1 files changed, 8 insertions, 0 deletions
diff --git a/src/build/citest/etc/patches/patchlist.txt b/src/build/citest/etc/patches/patchlist.txt
index 5c8c92fb3..67c4cb454 100644
--- a/src/build/citest/etc/patches/patchlist.txt
+++ b/src/build/citest/etc/patches/patchlist.txt
@@ -4,3 +4,11 @@ Brief description of the problem or reason for patch
-CMVC: Defect/Req for checking the changes into fips810
-Files: list of files
-Coreq: list of associated changes, e.g. workarounds.presimsetup
+
+proc_start_clock_chiplets v1.10 requires some clock bits to be set in the clock status registers
+at the time when it runs. Action file need to be updated to set these bits when at the time when
+instructions are started
+-RTC: Task 61816 will remove this patch
+-CMVC: 865799
+-Files: s1.act_proc_start_clock_chiplets.patch
+-Coreq: None \ No newline at end of file
OpenPOWER on IntegriCloud