summaryrefslogtreecommitdiffstats
path: root/src/usr/hwpf/hwp/core_activate
diff options
context:
space:
mode:
authorThi Tran <thi@us.ibm.com>2013-04-29 08:23:05 -0500
committerA. Patrick Williams III <iawillia@us.ibm.com>2013-05-02 15:20:21 -0500
commit9b47269ee1bb6f931088dfa582482988ba9619b2 (patch)
tree5d03515d60c4165ecff74985e800e223a4644421 /src/usr/hwpf/hwp/core_activate
parent34b67dcc6f93420790ced1241ab6a5b715d4f00e (diff)
downloadtalos-hostboot-9b47269ee1bb6f931088dfa582482988ba9619b2.tar.gz
talos-hostboot-9b47269ee1bb6f931088dfa582482988ba9619b2.zip
TULETA Bring Up - HW procedure update 04/29/2013
SW199915 Change-Id: I5d9bcd80bd014d5c07f85f8f181394fd10202c71 Tested-by: Jenkins Server Reviewed-by: Van H. Lee <vanlee@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
Diffstat (limited to 'src/usr/hwpf/hwp/core_activate')
-rw-r--r--src/usr/hwpf/hwp/core_activate/switch_rec_attn/proc_switch_rec_attn.C12
1 files changed, 10 insertions, 2 deletions
diff --git a/src/usr/hwpf/hwp/core_activate/switch_rec_attn/proc_switch_rec_attn.C b/src/usr/hwpf/hwp/core_activate/switch_rec_attn/proc_switch_rec_attn.C
index c2f483adc..a1cce3d25 100644
--- a/src/usr/hwpf/hwp/core_activate/switch_rec_attn/proc_switch_rec_attn.C
+++ b/src/usr/hwpf/hwp/core_activate/switch_rec_attn/proc_switch_rec_attn.C
@@ -21,7 +21,7 @@
/* */
/* IBM_PROLOG_END_TAG */
// -*- mode: C++; c-file-style: "linux"; -*-
-// $Id: proc_switch_rec_attn.C,v 1.1 2012/12/10 20:38:04 mfred Exp $
+// $Id: proc_switch_rec_attn.C,v 1.2 2013/04/12 19:23:36 mfred Exp $
// $Source: /afs/awd/projects/eclipz/KnowledgeBase/.cvsroot/eclipz/chips/p8/working/procedures/ipl/fapi/proc_switch_rec_attn.C,v $
//------------------------------------------------------------------------------
// *|
@@ -94,7 +94,12 @@ extern "C"
// The FIR bits are in the MCS MCIFIR register (02011840 is the first instance)
// The FIR masks are in the MCS MCIFIRMASK reg (02011843 is the first instance)
FAPI_INF("Mask OFF the MCI FIR bits 12,15,16,17 coming from Centaur.\n");
- rc_ecmd |= scom_data.flushTo0();
+ rc = fapiGetScom(i_target, MCS_MCIFIRMASK_0x02011843, scom_data);
+ if (rc)
+ {
+ FAPI_ERR("fapiGetScom error (MCS_MCIFIRMASK_0x02011843)");
+ break;
+ }
rc_ecmd |= scom_data.setBit(MCI_CENTAUR_CHECKSTOP_BIT);
rc_ecmd |= scom_data.setBit(MCI_CENTAUR_RECOV_ERR_BIT);
rc_ecmd |= scom_data.setBit(MCI_CENTAUR_SPEC_ATTN_BIT);
@@ -179,6 +184,9 @@ extern "C"
This section is automatically updated by CVS when you check in this file.
Be sure to create CVS comments when you commit so that they can be included here.
$Log: proc_switch_rec_attn.C,v $
+Revision 1.2 2013/04/12 19:23:36 mfred
+Avoid clearing bit 18 of the MCIFIRMASK by reading the reg first. (Fix for SW197032).
+
Revision 1.1 2012/12/10 20:38:04 mfred
Committing new procedure proc_switch_rec_attn.
OpenPOWER on IntegriCloud