diff options
author | Joe McGill <jmcgill@us.ibm.com> | 2016-10-19 11:54:47 -0500 |
---|---|---|
committer | Daniel M. Crowell <dcrowell@us.ibm.com> | 2016-11-01 11:35:59 -0400 |
commit | 9d56704c471a0389d471930cd3747554380b6b0c (patch) | |
tree | 352760bde1f9a62f9d5eb4c51a313e47a69f6eeb /src/import/chips | |
parent | b9fe5aafe9d439c8786b673160ba31500445878e (diff) | |
download | talos-hostboot-9d56704c471a0389d471930cd3747554380b6b0c.tar.gz talos-hostboot-9d56704c471a0389d471930cd3747554380b6b0c.zip |
p9_psi_init -- parametrize link speed (half/full)
Wrapper tested on zzfp033
Appears to correctly trigger half speed mode from FSP tool feedback
$ cat /sys/devices/psi_link0/clock
FSP-2, PSI(0) CLK overwrite: 1 Speed: 166 MHz
Change-Id: I45997c30e71457ceedfcba70550f0e6d98584a1e
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/31497
Dev-Ready: Joseph J. McGill <jmcgill@us.ibm.com>
Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com>
Reviewed-by: Kevin F. Reick <reick@us.ibm.com>
Reviewed-by: Joseph J. McGill <jmcgill@us.ibm.com>
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/31570
Reviewed-by: Hostboot Team <hostboot@us.ibm.com>
Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com>
Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com>
Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
Diffstat (limited to 'src/import/chips')
-rw-r--r-- | src/import/chips/p9/procedures/xml/attribute_info/chip_ec_attributes.xml | 18 |
1 files changed, 18 insertions, 0 deletions
diff --git a/src/import/chips/p9/procedures/xml/attribute_info/chip_ec_attributes.xml b/src/import/chips/p9/procedures/xml/attribute_info/chip_ec_attributes.xml index eab671ea3..c8e5f14ca 100644 --- a/src/import/chips/p9/procedures/xml/attribute_info/chip_ec_attributes.xml +++ b/src/import/chips/p9/procedures/xml/attribute_info/chip_ec_attributes.xml @@ -234,4 +234,22 @@ </chipEcFeature> </attribute> <!-- ******************************************************************** --> + <attribute> + <id>ATTR_CHIP_EC_FEATURE_PSI_HALF_SPEED</id> + <targetType>TARGET_TYPE_PROC_CHIP</targetType> + <description> + Nimbus DD1 only: enable half speed PSI link operation due to relaxed + chip timing closure + </description> + <chipEcFeature> + <chip> + <name>ENUM_ATTR_NAME_NIMBUS</name> + <ec> + <value>0x20</value> + <test>LESS_THAN</test> + </ec> + </chip> + </chipEcFeature> + </attribute> + <!-- ******************************************************************** --> </attributes> |