diff options
| author | Stephen Glancy <sglancy@us.ibm.com> | 2017-11-28 14:28:49 -0600 |
|---|---|---|
| committer | Daniel M. Crowell <dcrowell@us.ibm.com> | 2018-01-13 14:14:56 -0500 |
| commit | 6650adcec6acc4358ded7a9e2256d096123fde8b (patch) | |
| tree | 95f990074d815ef71eb2b4dc9211decc6051459f /src/import/chips/p9/procedures/xml | |
| parent | 21407ef5012141424473c7df5839dc4ab9ab662a (diff) | |
| download | talos-hostboot-6650adcec6acc4358ded7a9e2256d096123fde8b.tar.gz talos-hostboot-6650adcec6acc4358ded7a9e2256d096123fde8b.zip | |
Updates training advanced and adds custom WR CTR
Breaks apart and reorganizes training advanced code
Adds custom pattern WR CTR in training advanced
Updates custom WR/RD patterns for characterization data
Change-Id: I3fc6e515f0ae2f853ce53a198a82b7513da4eea5
CQ:SW411492
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/50118
Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com>
Dev-Ready: STEPHEN GLANCY <sglancy@us.ibm.com>
Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com>
Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com>
Reviewed-by: Louis Stermole <stermole@us.ibm.com>
Reviewed-by: ANDRE A. MARIN <aamarin@us.ibm.com>
Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/50141
Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com>
Tested-by: Jenkins OP HW <op-hw-jenkins+hostboot@us.ibm.com>
Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
Diffstat (limited to 'src/import/chips/p9/procedures/xml')
| -rw-r--r-- | src/import/chips/p9/procedures/xml/attribute_info/memory_mcs_attributes.xml | 30 |
1 files changed, 26 insertions, 4 deletions
diff --git a/src/import/chips/p9/procedures/xml/attribute_info/memory_mcs_attributes.xml b/src/import/chips/p9/procedures/xml/attribute_info/memory_mcs_attributes.xml index 9f80daa43..eb57d043f 100644 --- a/src/import/chips/p9/procedures/xml/attribute_info/memory_mcs_attributes.xml +++ b/src/import/chips/p9/procedures/xml/attribute_info/memory_mcs_attributes.xml @@ -1951,8 +1951,9 @@ [17] WRITE_CTR [18] COARSE_WR [19] COARSE_RD - [20] TRAINING_ADV Only set for DD2.* machines - [21]:[31] Reserved for future use + [20] TRAINING_ADV_RD Only set for DD2.* machines + [21] TRAINING_ADV_WR Only set for DD2.* machines + [22]:[31] Reserved for future use COARSE_WR and COARSE_RD will be consumed together to form COARSE_LVL. @@ -1973,7 +1974,7 @@ <targetType>TARGET_TYPE_MCS</targetType> <description> Special training pattern used in draminit_training_advance. - Used for custom pattern write + Used for custom pattern read There can be two patterns used here. This attribute is before swizzling for endianness of the registers. CODE WILL SWIZZLE FOR THE SYSTEM @@ -1997,7 +1998,7 @@ <targetType>TARGET_TYPE_MCS</targetType> <description> Special training backup pattern - Used for custom_pattern_write in draminit_training_advance. + Used for custom_pattern_read in draminit_training_advance. If the main patterns fail, the code will try running this pattern Used for read centering There can be two patterns used here. @@ -2019,6 +2020,27 @@ </attribute> <attribute> + <id>ATTR_MSS_CUSTOM_TRAINING_ADV_WR_PATTERN</id> + <targetType>TARGET_TYPE_MCS</targetType> + <description> + Special training pattern used in draminit_training_advance. + Used for custom pattern write + Due to hardware limitations, only one 8-bit pattern can be used + This attribute is before swizzling for endianness of the registers. + CODE WILL SWIZZLE FOR THE SYSTEM + If this attribute is set to 0, using the default values of: + 0x9A + Set to default in eff_config + </description> + <valueType>uint8</valueType> + <initToZero></initToZero> + <enum>DEFAULT = 0x69</enum> + <writeable/> + <array>2</array> + <mssAccessorName>custom_training_adv_wr_pattern</mssAccessorName> + </attribute> + + <attribute> <id>ATTR_MSS_VREF_CAL_ENABLE</id> <targetType>TARGET_TYPE_MCS</targetType> <description> |
