diff options
| author | Richard J. Knight <rjknight@us.ibm.com> | 2016-07-26 14:28:54 -0500 |
|---|---|---|
| committer | Christian R. Geddes <crgeddes@us.ibm.com> | 2017-08-20 09:59:01 -0400 |
| commit | 7a59cd81a55eec4aad15c5c1c3814eec9269e9a4 (patch) | |
| tree | 62e8b52eb91a292716c85ed0607f79aa93ad2bf9 /src/import/chips/p9/procedures/xml/error_info/p9_hcd_cache_dpll_setup_errors.xml | |
| parent | 4a787205c9faccb8f31371cc0e53b05d52520b08 (diff) | |
| download | talos-hostboot-7a59cd81a55eec4aad15c5c1c3814eec9269e9a4.tar.gz talos-hostboot-7a59cd81a55eec4aad15c5c1c3814eec9269e9a4.zip | |
Add sbeError tag to all SBE related error xml files
Change-Id: Id37961b30cd3e430b0a06539f3822665c2d92726
Original-Change-Id: I990940cad75b04131a25ddd1a0aac9dfc10ecf65
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/27463
Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com>
Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com>
Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
Reviewed-by: SRINIVAS V. POLISETTY <srinivan@in.ibm.com>
Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
Reviewed-by: Santosh S. Puranik <santosh.puranik@in.ibm.com>
Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/44855
Reviewed-by: Christian R. Geddes <crgeddes@us.ibm.com>
Tested-by: Christian R. Geddes <crgeddes@us.ibm.com>
Diffstat (limited to 'src/import/chips/p9/procedures/xml/error_info/p9_hcd_cache_dpll_setup_errors.xml')
| -rw-r--r-- | src/import/chips/p9/procedures/xml/error_info/p9_hcd_cache_dpll_setup_errors.xml | 4 |
1 files changed, 4 insertions, 0 deletions
diff --git a/src/import/chips/p9/procedures/xml/error_info/p9_hcd_cache_dpll_setup_errors.xml b/src/import/chips/p9/procedures/xml/error_info/p9_hcd_cache_dpll_setup_errors.xml index 9b32d2373..c41d931ec 100644 --- a/src/import/chips/p9/procedures/xml/error_info/p9_hcd_cache_dpll_setup_errors.xml +++ b/src/import/chips/p9/procedures/xml/error_info/p9_hcd_cache_dpll_setup_errors.xml @@ -26,6 +26,7 @@ <hwpErrors> <!-- ********************************************************************* --> <hwpError> + <sbeError/> <rc>RC_PMPROC_DPLL_LOCK_TIMEOUT</rc> <description> DPLL is not locking. @@ -56,6 +57,7 @@ </hwpError> <!-- ********************************************************************* --> <hwpError> + <sbeError/> <rc>RC_PMPROC_DPLLCLKSTART_TIMEOUT</rc> <description> dpll clock start timed out. @@ -86,6 +88,7 @@ </hwpError> <!-- ********************************************************************* --> <hwpError> + <sbeError/> <rc>RC_PMPROC_DPLLCLKSTART_FAILED</rc> <description> dpll clock start failed. @@ -94,6 +97,7 @@ </hwpError> <!-- ********************************************************************* --> <hwpError> + <sbeError/> <rc>RC_PMPROC_ANEPCLKSTART_TIMEOUT</rc> <description> anep clock start timed out. |
