diff options
author | Jacob Harvey <jlharvey@us.ibm.com> | 2016-08-31 13:55:41 -0500 |
---|---|---|
committer | Christian R. Geddes <crgeddes@us.ibm.com> | 2016-11-01 11:04:23 -0400 |
commit | 6c22f61fc163823ec0ef677c2fce851fe704c466 (patch) | |
tree | ec1a6faec8729704de2998b4c5f6c86cf5166b29 /src/import/chips/p9/procedures/xml/attribute_info | |
parent | e6bca1c97afaea818b8f41a3e39d0eb25910219d (diff) | |
download | talos-hostboot-6c22f61fc163823ec0ef677c2fce851fe704c466.tar.gz talos-hostboot-6c22f61fc163823ec0ef677c2fce851fe704c466.zip |
Implement L2 eff_config_thermal, bulk_pwr_throttle
Implemented p9_mss_bulk_pwr_throttles
p9_mss_utils_to_throttles
p9_mss_eff_config_thermal
Updated throttle xml
Change-Id: I0492f9fe8a5bd027ff5875f236711bcf55af88f5
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/31804
Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com>
Reviewed-by: Christian R. Geddes <crgeddes@us.ibm.com>
Reviewed-by: Louis Stermole <stermole@us.ibm.com>
Reviewed-by: Brian R. Silver <bsilver@us.ibm.com>
Reviewed-by: Matt K. Light <mklight@us.ibm.com>
Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/31813
Reviewed-by: Hostboot Team <hostboot@us.ibm.com>
Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com>
Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com>
Diffstat (limited to 'src/import/chips/p9/procedures/xml/attribute_info')
-rw-r--r-- | src/import/chips/p9/procedures/xml/attribute_info/memory_mcs_attributes.xml | 23 | ||||
-rwxr-xr-x | src/import/chips/p9/procedures/xml/attribute_info/memory_mrw_attributes.xml | 4 |
2 files changed, 22 insertions, 5 deletions
diff --git a/src/import/chips/p9/procedures/xml/attribute_info/memory_mcs_attributes.xml b/src/import/chips/p9/procedures/xml/attribute_info/memory_mcs_attributes.xml index b0353804e..7762d231b 100644 --- a/src/import/chips/p9/procedures/xml/attribute_info/memory_mcs_attributes.xml +++ b/src/import/chips/p9/procedures/xml/attribute_info/memory_mcs_attributes.xml @@ -1182,7 +1182,7 @@ of M DRAM clocks setting for cfg_nm_n_per_port. </description> <initToZero></initToZero> - <valueType>uint32</valueType> + <valueType>uint16</valueType> <writeable/> <array>2</array> <mssAccessorName>mem_throttled_n_commands_per_port</mssAccessorName> @@ -1209,7 +1209,7 @@ <targetType>TARGET_TYPE_MCS</targetType> <description>This is the throttle numerator setting for cfg_nm_n_per_slot</description> <initToZero></initToZero> - <valueType>uint32</valueType> + <valueType>uint16</valueType> <writeable/> <array>2</array> <mssAccessorName>mem_throttled_n_commands_per_slot</mssAccessorName> @@ -1346,6 +1346,21 @@ </attribute> <attribute> + <id>ATTR_MSS_DIMM_THERMAL_LIMIT</id> + <targetType>TARGET_TYPE_MCS</targetType> + <description> + DIMM Max Power based on a thermal limit + Decoded from ATTR_MSS_MRW_THERMAL_POWER_LIMIT + </description> + <initToZero></initToZero> + <valueType>uint32</valueType> + <writeable/> + <mssUnit>cW</mssUnit> + <array> 2 2</array> + <mssAccessorName>dimm_thermal_limit</mssAccessorName> + </attribute> + + <attribute> <id>ATTR_MSS_RUNTIME_MEM_THROTTLED_N_COMMANDS_PER_PORT</id> <targetType>TARGET_TYPE_MCS</targetType> <description> @@ -1353,7 +1368,7 @@ M DRAM clocks setting for cfg_nm_n_per_port. </description> <initToZero></initToZero> - <valueType>uint32</valueType> + <valueType>uint16</valueType> <writeable/> <array>2</array> <mssAccessorName>runtime_mem_throttled_n_commands_per_port</mssAccessorName> @@ -1375,7 +1390,7 @@ <targetType>TARGET_TYPE_MCS</targetType> <description>Runtime throttle numerator setting for cfg_nm_n_per_slot</description> <initToZero></initToZero> - <valueType>uint32</valueType> + <valueType>uint16</valueType> <writeable/> <array>2</array> <mssAccessorName>runtime_mem_throttled_n_commands_per_slot</mssAccessorName> diff --git a/src/import/chips/p9/procedures/xml/attribute_info/memory_mrw_attributes.xml b/src/import/chips/p9/procedures/xml/attribute_info/memory_mrw_attributes.xml index f4737af85..8c59ba71f 100755 --- a/src/import/chips/p9/procedures/xml/attribute_info/memory_mrw_attributes.xml +++ b/src/import/chips/p9/procedures/xml/attribute_info/memory_mrw_attributes.xml @@ -102,6 +102,7 @@ <platInit/> <initToZero/> <array>100</array> + <default>0xffffe00002CC03AE</default> <mssAccessorName>mrw_pwr_intercept</mssAccessorName> </attribute> @@ -132,6 +133,7 @@ <platInit/> <initToZero/> <array>100</array> + <default>0xffffe00003FD0546</default> <mssAccessorName>mrw_pwr_slope</mssAccessorName> </attribute> @@ -246,7 +248,7 @@ <id>ATTR_MSS_MRW_POWER_CONTROL_REQUESTED</id> <targetType>TARGET_TYPE_SYSTEM</targetType> <description> - Memory power control settings programmed during IPL + Memory power control settings programmed during IPL Used by OCC when exiting idle power-save mode </description> <valueType>uint8</valueType> |