summaryrefslogtreecommitdiffstats
path: root/src/import/chips/p9/procedures/utils/stopreg/p9_stop_data_struct.H
diff options
context:
space:
mode:
authorPrem Shanker Jha <premjha2@in.ibm.com>2016-09-13 04:39:47 -0500
committerDaniel M. Crowell <dcrowell@us.ibm.com>2016-10-13 10:53:04 -0400
commit0fba7aef9059abb0e650bc9dc18ae7e66ef30261 (patch)
tree01cf37dfd6843de09aee0c415ef43b90fbec1a16 /src/import/chips/p9/procedures/utils/stopreg/p9_stop_data_struct.H
parent498b30de18b3157bf48697f191e70096f66e9d5e (diff)
downloadtalos-hostboot-0fba7aef9059abb0e650bc9dc18ae7e66ef30261.tar.gz
talos-hostboot-0fba7aef9059abb0e650bc9dc18ae7e66ef30261.zip
PM:Added an EQ sub-section for restoration of SCOM registers of scope quad.
Dropped a section meant for restoration of NC SCOMS. Introduced a new EQ section. It is intended for restoring SCOM registers which are spread across the quad. Change-Id: Icdc5ba4affd74b454e22b576ee0866be3ace1183 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/29557 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/29558 Reviewed-by: Hostboot Team <hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com>
Diffstat (limited to 'src/import/chips/p9/procedures/utils/stopreg/p9_stop_data_struct.H')
-rwxr-xr-xsrc/import/chips/p9/procedures/utils/stopreg/p9_stop_data_struct.H2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/import/chips/p9/procedures/utils/stopreg/p9_stop_data_struct.H b/src/import/chips/p9/procedures/utils/stopreg/p9_stop_data_struct.H
index 3de5cda27..08a974ae7 100755
--- a/src/import/chips/p9/procedures/utils/stopreg/p9_stop_data_struct.H
+++ b/src/import/chips/p9/procedures/utils/stopreg/p9_stop_data_struct.H
@@ -92,7 +92,7 @@ typedef struct
*/
typedef struct
{
- ScomEntry_t nonCacheArea[MAX_NC_SCOM_ENTRIES];
+ ScomEntry_t nonCacheArea[MAX_EQ_SCOM_ENTRIES];
ScomEntry_t l2CacheArea[MAX_L2_SCOM_ENTRIES];
ScomEntry_t l3CacheArea[MAX_L3_SCOM_ENTRIES];
} StopCacheSection_t;
OpenPOWER on IntegriCloud