diff options
author | Amit Kumar <akumar3@us.ibm.com> | 2016-06-20 01:24:53 -0500 |
---|---|---|
committer | Daniel M. Crowell <dcrowell@us.ibm.com> | 2016-09-25 13:21:24 -0400 |
commit | 754955318cdc833def3c8f74037c89e5115324ac (patch) | |
tree | 31b202afc1e7dbb39f1fd1dc4ab928a00f7b1911 /src/import/chips/p9/procedures/hwp/pm/p9_pm_pba_bar_config.C | |
parent | 273d91b97c16d2af88e3145ccca25256c96c293d (diff) | |
download | talos-hostboot-754955318cdc833def3c8f74037c89e5115324ac.tar.gz talos-hostboot-754955318cdc833def3c8f74037c89e5115324ac.zip |
istep 15 changes
- changes in CME/SGPE hcode for istep15 changes.
- merged 23684 changes
- sgpe Makefile changes
- sgpe_img_edit changes to accept multiple images
- changes to get ekb build to do cme and sgpe img edit
- Replaced EPM_P9_TUNING with ISTEP15_HACK at few places
- More changes to get working on 9067
- Removed trailing whitespace in multiple files which were giving
build warnings
- Checked in image build wrapper files with new hw_image name
plus commented out lines which are being worked out in a
separate gerrit id
- Added FUSED mode attribute to all base attribute files
- Added a first draft of the istep15 perl script in pm tools dir
Change-Id: I4f559e041406e09ea1d9376c585c97b8445e8ff8
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/26027
Dev-Ready: Gregory S. Still <stillgs@us.ibm.com>
Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com>
Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com>
Reviewed-by: Gregory S. Still <stillgs@us.ibm.com>
Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/27329
Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com>
Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
Diffstat (limited to 'src/import/chips/p9/procedures/hwp/pm/p9_pm_pba_bar_config.C')
-rwxr-xr-x | src/import/chips/p9/procedures/hwp/pm/p9_pm_pba_bar_config.C | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/src/import/chips/p9/procedures/hwp/pm/p9_pm_pba_bar_config.C b/src/import/chips/p9/procedures/hwp/pm/p9_pm_pba_bar_config.C index 5fc92e281..84840be5b 100755 --- a/src/import/chips/p9/procedures/hwp/pm/p9_pm_pba_bar_config.C +++ b/src/import/chips/p9/procedures/hwp/pm/p9_pm_pba_bar_config.C @@ -202,7 +202,7 @@ fapi2::ReturnCode p9_pm_pba_bar_config ( "Final work_size: 0x%016llX", i_pba_bar_size, l_work_size); } - l_finalMask = l_work_size - 1; + l_finalMask = (l_work_size - 1) << 20; //shift to align mask 1MB FAPI_DBG("bar mask: 0x%016llX", l_finalMask); |