diff options
| author | Shelton Leung <sleung@us.ibm.com> | 2017-08-08 10:23:34 -0500 |
|---|---|---|
| committer | Daniel M. Crowell <dcrowell@us.ibm.com> | 2017-08-21 14:51:49 -0400 |
| commit | f7a823d1fd89870c34205e2067c67d14714c3ef7 (patch) | |
| tree | dbc1903018d27da95ea9d194716f83c46c3926e8 /src/import/chips/p9/initfiles | |
| parent | 82b108909e0401fbbb4b55784cc93fcdd7b8d85a (diff) | |
| download | talos-hostboot-f7a823d1fd89870c34205e2067c67d14714c3ef7.tar.gz talos-hostboot-f7a823d1fd89870c34205e2067c67d14714c3ef7.zip | |
DD2 slow mss scrub fix (resurgence of HW397255)
Change-Id: Id24217531bbb5bc00d0f3e143c9938b957ea17e9
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/44350
Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com>
Dev-Ready: SHELTON LEUNG <sleung@us.ibm.com>
Reviewed-by: Thi N. Tran <thi@us.ibm.com>
Reviewed-by: Jenny Huynh <jhuynh@us.ibm.com>
Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/44358
Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com>
Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com>
Tested-by: Jenkins OP HW <op-hw-jenkins+hostboot@us.ibm.com>
Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
Diffstat (limited to 'src/import/chips/p9/initfiles')
| -rw-r--r-- | src/import/chips/p9/initfiles/p9n.mcs.scom.initfile | 12 |
1 files changed, 12 insertions, 0 deletions
diff --git a/src/import/chips/p9/initfiles/p9n.mcs.scom.initfile b/src/import/chips/p9/initfiles/p9n.mcs.scom.initfile index 8b032fa7e..1cac62958 100644 --- a/src/import/chips/p9/initfiles/p9n.mcs.scom.initfile +++ b/src/import/chips/p9/initfiles/p9n.mcs.scom.initfile @@ -168,6 +168,18 @@ espy MC01.PBI01.SCOMFIR.MCPERF1_ENABLE_PREFETCH_PROMOTE [when=S && ATTR_CHIP_EC_ ON; } +# For DD2, HW397255 fix doesn't get configured until mss_thermal_init, so start with this on to protect mss_scrub +espy MC01.PBI01.SCOMFIR.MCMODE0_DISABLE_MC_SYNC [when=S && !ATTR_CHIP_EC_FEATURE_HW397255] { + spyv; + ON; +} + +# For DD2, HW397255 fix doesn't get configured until mss_thermal_init, so start with this on to protect mss_scrub +espy MC01.PBI01.SCOMFIR.MCMODE0_DISABLE_MC_PAIR_SYNC [when=S && !ATTR_CHIP_EC_FEATURE_HW397255] { + spyv; + ON; +} + # Dis Spec Ops for DCBFs (HW414958) dd1 and dd2 ispy MC01.PBI01.SCOMFIR.MCMODE1_DISABLE_SPEC_OP [when=S] { spyv; |
