future proof EC feature attributes, add missing P9N DD2 inits

  redefine EC feature attributes, using inverse logic where required, to qualify
  inits specific to P9N DD1 where possible, to eliminate need for updates for
  future chips in plan

  attempt to remove usage of generic P9N_DD1_SPY_NAMES and P9N_DD2_SPY_NAMES
  attributes added to support initial P9NDD2 engineering data -- several spies
  were not being set as a result

  -----------------
  initfile updates:
  -----------------

  p9.cme.scan.initfile
    add HW391162, SCAN_SICR_TLBIE_QUIESCE feature attributes

  p9.core.common.scan.initfile
    remove fused core init, it was applying scan default for P9N DD1 and is
    not needed for P9N DD2+ given fuse controls

  p9.core.scan.initfile
    add CORE_P9NDD1 to qualify P9N DD1 specific register hierarchy and
    dial programming

    replace usage of P9N_DD1_SPY_NAMES, P9N_DD2_SPY_NAMES using CORE_P9NDD1
    and inverse, to pick up initial pass at P9C DD1 inits

  p9.cxa.scom.initfile
    add CXA_P9NDD1_SPY_NAMES to qualify P9N DD1 specific register hierarchy

  p9.ddrphy.scom.initfile
    add DDRPHY_P9NDD1_SPY_NAMES to qualify P9N DD1 specific register hierarchy

  p9.dpll.scan.initfile
    remove POSTDD1N_DPLL_SETTINGS feature attribute, use DD1_DPLL_SETTINGS
    attribute and inverse to drive inits

  p9.l2.scan.initfile
    invert definition of OPTIMAL_LARX_STCX_PERF, HW409069 feature attributes

  p9.l3.scan.initfile
  p9.l3.scom.initifle
    remove OPTIMAL_LCO_SCOM, HW396230_SCOM feature attributes
    use HW386657, HW396230 attributes to drive inits

  p9.mca.scom.initfile
    add MCA_P9NDD1_ASYNC to differentiate asynchronous boundary crossing
    programming and dial name differences between P9N DD1, P9N DD2

  p9.mmu.scan.initfile
  p9.mmu.scom.initfile
    invert definition of NMMU_DMT_DD2, NMMU_ISS734_DD2_1 feature attributes

  p9.ncu.scan.initfile
  p9.ncu.scom.initifle
    remove HW396230_SCOM, use HW396230 attribute to drive inits

  p9.npu.scom.initfile
    remove usage of P9N_DD1_SPY_NAMES, refactor CONFIG_ENABLE_PBUS specification
    to work for both P9NDD1, P9NDD2 ENGD

  p9.obus.scan.initfile
    remove EC qualification of OBUS FIR mask for simulation

  sample.ec.scan.initfile
    remove testcase requiring use of P9N_DD1_SPY_NAMES, properties of
    testcase are covered by other tests

  -----------------
  HWP updates:
  -----------------

  p9_xip_customize
    add customization of epsilon attributes for NMMU application

  p9_chiplet_scominit
    invert definition of P9_NDL_IOVALID feature attribute
    remove usage of P9N_DD1_SPY_NAMES

  p9_npu_scominit
    replace usage of P9N_DD1_SPY_NAMES with SETUP_BARS_NPU_DD1_ADDR

  p9_sbe_tracearray
    invert definition of CORE_TRACE_SCOMABLE feature attribute

  p9_sim_get_nia
    remove usage of P9N_DD1_SPY_NAMES, directly process CT/EC attributes
    (ok as this HWP is used for VBU sim only and not consumed by FW)

Change-Id: I63bfe8a4bfb8824b94e35a3688a6c69eecc1cf01
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/40911
Reviewed-by: SHELTON LEUNG <sleung@us.ibm.com>
Reviewed-by: LUKE MURRAY <murrayl@us.ibm.com>
Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com>
Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com>
Reviewed-by: Thi N. Tran <thi@us.ibm.com>
Reviewed-by: Matt K. Light <mklight@us.ibm.com>
Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/40916
Tested-by: Daniel M. Crowell <dcrowell@us.ibm.com>

1 files changed, 9 insertions, 9 deletions

diff --git a/src/import/chips/p9/initfiles/p9n.mca.scom.initfile b/src/import/chips/p9/initfiles/p9n.mca.scom.initfile
index 4ff487428..f7b797ed6 100644
--- a/src/import/chips/p9/initfiles/p9n.mca.scom.initfile
+++ b/src/import/chips/p9/initfiles/p9n.mca.scom.initfile
@@ -767,7 +767,7 @@ define def_perf_tune_case = (MCBIST.ATTR_MSS_FREQ==2400) && (SYS.ATTR_FREQ_PB_MH
 # DD1
 
 # "L" field
-ispy MCP.PORT0.ECC64.SCOM.MBSECCQ_VAL_TO_DATA_DELAY [when=S && ATTR_CHIP_EC_FEATURE_P9N_DD1_SPY_NAMES] {
+ispy MCP.PORT0.ECC64.SCOM.MBSECCQ_VAL_TO_DATA_DELAY [when=S && ATTR_CHIP_EC_FEATURE_MCA_P9NDD1_ASYNC] {
   spyv, expr;
   # OLD - keeping here because this Boston 2400/1600 fix is likely temporary (HW411339)
   #3,      (def_perf_tune_case==0); # untuned
@@ -778,7 +778,7 @@ ispy MCP.PORT0.ECC64.SCOM.MBSECCQ_VAL_TO_DATA_DELAY [when=S && ATTR_CHIP_EC_FEAT
 }
 
 # "D" field
-ispy MCP.PORT0.ECC64.SCOM.MBSECCQ_NEST_VAL_TO_DATA_DELAY [when=S && ATTR_CHIP_EC_FEATURE_P9N_DD1_SPY_NAMES] {
+ispy MCP.PORT0.ECC64.SCOM.MBSECCQ_NEST_VAL_TO_DATA_DELAY [when=S && ATTR_CHIP_EC_FEATURE_MCA_P9NDD1_ASYNC] {
   spyv, expr;
   # OLD - keeping here because this Boston 2400/1600 fix is likely temporary (HW411339)
   #0,      (def_perf_tune_case==0); # untuned
@@ -789,7 +789,7 @@ ispy MCP.PORT0.ECC64.SCOM.MBSECCQ_NEST_VAL_TO_DATA_DELAY [when=S && ATTR_CHIP_EC
 }
 
 # "dn" field
-espy MCP.PORT0.ECC64.SCOM.MBSECCQ_DELAY_NONBYPASS [when=S && ATTR_CHIP_EC_FEATURE_P9N_DD1_SPY_NAMES] {
+espy MCP.PORT0.ECC64.SCOM.MBSECCQ_DELAY_NONBYPASS [when=S && ATTR_CHIP_EC_FEATURE_MCA_P9NDD1_ASYNC] {
   # OLD - keeping here because this Boston 2400/1600 fix is likely temporary (HW411339)
   #spyv;
   #OFF; # untuned and tuned same value
@@ -799,7 +799,7 @@ espy MCP.PORT0.ECC64.SCOM.MBSECCQ_DELAY_NONBYPASS [when=S && ATTR_CHIP_EC_FEATUR
 }
 
 # "h" field
-espy MCP.PORT0.ECC64.SCOM.MBSECCQ_DELAY_VALID_1X [when=S && ATTR_CHIP_EC_FEATURE_P9N_DD1_SPY_NAMES] {
+espy MCP.PORT0.ECC64.SCOM.MBSECCQ_DELAY_VALID_1X [when=S && ATTR_CHIP_EC_FEATURE_MCA_P9NDD1_ASYNC] {
   spyv;
   OFF; # untuned and tuned same value
 }
@@ -809,7 +809,7 @@ espy MCP.PORT0.ECC64.SCOM.MBSECCQ_DELAY_VALID_1X [when=S && ATTR_CHIP_EC_FEATURE
 # (note hierarchies for ECC scoms are slightly different in dd2)
 
 # "L" field
-ispy MCP.PORT0.ECC64.ECC.SCOM.MBSECCQ_VAL_TO_DATA_DELAY [when=S && ATTR_CHIP_EC_FEATURE_P9N_DD2_SPY_NAMES] {
+ispy MCP.PORT0.ECC64.ECC.SCOM.MBSECCQ_VAL_TO_DATA_DELAY [when=S && !ATTR_CHIP_EC_FEATURE_MCA_P9NDD1_ASYNC] {
   spyv, expr;
   5,      (PROC.ATTR_MC_SYNC_MODE==1);                                                              # sync
   5,      (PROC.ATTR_MC_SYNC_MODE==0) &&                                (def_mn_freq_ratio < 1250); # async 2400m/2000n and below
@@ -817,7 +817,7 @@ ispy MCP.PORT0.ECC64.ECC.SCOM.MBSECCQ_VAL_TO_DATA_DELAY [when=S && ATTR_CHIP_EC_
 }
 
 # "T" field (new for DD2)
-espy MCP.PORT0.ECC64.ECC.SCOM.MBSECCQ_BYPASS_TENURE_3 [when=S && ATTR_CHIP_EC_FEATURE_NEW_MC_DD2_SETTINGS] {
+espy MCP.PORT0.ECC64.ECC.SCOM.MBSECCQ_BYPASS_TENURE_3 [when=S && !ATTR_CHIP_EC_FEATURE_MCA_P9NDD1_ASYNC] {
   spyv, expr;
   OFF,    (PROC.ATTR_MC_SYNC_MODE==1);                                                              # sync
   OFF,    (PROC.ATTR_MC_SYNC_MODE==0)                                && (def_mn_freq_ratio <  963); # async 1866m/2000n
@@ -829,7 +829,7 @@ espy MCP.PORT0.ECC64.ECC.SCOM.MBSECCQ_BYPASS_TENURE_3 [when=S && ATTR_CHIP_EC_FE
 }
 
 # "D" field
-ispy MCP.PORT0.ECC64.ECC.SCOM.MBSECCQ_NEST_VAL_TO_DATA_DELAY [when=S && ATTR_CHIP_EC_FEATURE_P9N_DD2_SPY_NAMES] {
+ispy MCP.PORT0.ECC64.ECC.SCOM.MBSECCQ_NEST_VAL_TO_DATA_DELAY [when=S && !ATTR_CHIP_EC_FEATURE_MCA_P9NDD1_ASYNC] {
   spyv, expr;
   0,      (PROC.ATTR_MC_SYNC_MODE==1);                                                              # sync
   2,      (PROC.ATTR_MC_SYNC_MODE==0) &&                                (def_mn_freq_ratio <  963); # async 1866m/2000n
@@ -841,13 +841,13 @@ ispy MCP.PORT0.ECC64.ECC.SCOM.MBSECCQ_NEST_VAL_TO_DATA_DELAY [when=S && ATTR_CHI
 }
 
 # "dn" field
-espy MCP.PORT0.ECC64.ECC.SCOM.MBSECCQ_DELAY_NONBYPASS [when=S && ATTR_CHIP_EC_FEATURE_P9N_DD2_SPY_NAMES] {
+espy MCP.PORT0.ECC64.ECC.SCOM.MBSECCQ_DELAY_NONBYPASS [when=S && !ATTR_CHIP_EC_FEATURE_MCA_P9NDD1_ASYNC] {
   spyv;
   ON; # same across all frequency settings
 }
 
 # "h" field
-espy MCP.PORT0.ECC64.ECC.SCOM.MBSECCQ_DELAY_VALID_1X [when=S && ATTR_CHIP_EC_FEATURE_P9N_DD2_SPY_NAMES] {
+espy MCP.PORT0.ECC64.ECC.SCOM.MBSECCQ_DELAY_VALID_1X [when=S && !ATTR_CHIP_EC_FEATURE_MCA_P9NDD1_ASYNC] {
   spyv, expr;
   OFF,    (PROC.ATTR_MC_SYNC_MODE==1);                                                              # sync
   OFF,    (PROC.ATTR_MC_SYNC_MODE==0) &&                                (def_mn_freq_ratio <  963); # async 1866m/2000n