diff options
| author | Shelton Leung <sleung@us.ibm.com> | 2016-08-05 15:22:57 -0500 |
|---|---|---|
| committer | Stephen M. Cprek <smcprek@us.ibm.com> | 2016-08-18 15:12:25 -0400 |
| commit | 0cf8b613c8c1e89b053e320fb8119979553aebd3 (patch) | |
| tree | 48b775c8d93d5c03c56690d535c17784421ae010 /src/import/chips/p9/initfiles/p9.mc.scan.initfile | |
| parent | 22f871c5f297dbfadfc0cade037937c0783fef7a (diff) | |
| download | talos-hostboot-0cf8b613c8c1e89b053e320fb8119979553aebd3.tar.gz talos-hostboot-0cf8b613c8c1e89b053e320fb8119979553aebd3.zip | |
added 2nd round of mc inits
Change-Id: I46729be578c3e9e1dddbee5fec0467e4aae95813
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/28064
Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com>
Reviewed-by: Brian R. Silver <bsilver@us.ibm.com>
Reviewed-by: Jenny Huynh <jhuynh@us.ibm.com>
Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/28067
Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com>
Reviewed-by: Stephen M. Cprek <smcprek@us.ibm.com>
Diffstat (limited to 'src/import/chips/p9/initfiles/p9.mc.scan.initfile')
| -rw-r--r-- | src/import/chips/p9/initfiles/p9.mc.scan.initfile | 21 |
1 files changed, 20 insertions, 1 deletions
diff --git a/src/import/chips/p9/initfiles/p9.mc.scan.initfile b/src/import/chips/p9/initfiles/p9.mc.scan.initfile index 92e34a968..4a9a9cce5 100644 --- a/src/import/chips/p9/initfiles/p9.mc.scan.initfile +++ b/src/import/chips/p9/initfiles/p9.mc.scan.initfile @@ -11,7 +11,7 @@ target_type 0 TARGET_TYPE_MCBIST; # } ########################## -# MC TEAM DICTATED INITS # +# DD1 WORKAROUNDS ########################## # FOR DD1 Prefetch Limit needs to be scan init to 0 because SCOM is broken (HW366248) @@ -33,4 +33,23 @@ ispy MC01.PORT3.ATCL.CL.CLSCOM.MCPERF0_PREFETCH_LIMIT [when=L] { 0b000000; } +# Static hpc_wr/ig_wr CL reservation +# Complicated order dependent sequence to do with SCOMs, easier with scans +ispy MC01.PORT0.ATCL.CL.CLSCOM.MCPERF0_WR_RSVD_LOWER_OR_STATIC_LIMIT [when=L] { + spyv; + 8; +} +ispy MC01.PORT1.ATCL.CL.CLSCOM.MCPERF0_WR_RSVD_LOWER_OR_STATIC_LIMIT [when=L] { + spyv; + 8; +} +ispy MC01.PORT2.ATCL.CL.CLSCOM.MCPERF0_WR_RSVD_LOWER_OR_STATIC_LIMIT [when=L] { + spyv; + 8; +} +ispy MC01.PORT3.ATCL.CL.CLSCOM.MCPERF0_WR_RSVD_LOWER_OR_STATIC_LIMIT [when=L] { + spyv; + 8; +} + |
