summaryrefslogtreecommitdiffstats
path: root/arch/x86/include
Commit message (Expand)AuthorAgeFilesLines
...
* x86: Add some more common MSR indexesSimon Glass2016-03-172-18/+40
* x86: Support booting SeaBIOSBin Meng2016-03-171-0/+3
* x86: Implement functions for writing coreboot tableBin Meng2016-03-171-0/+10
* x86: Change write_acpi_tables() signature a little bitBin Meng2016-03-171-1/+1
* x86: Use a macro for ROM table alignmentBin Meng2016-03-171-0/+2
* x86: Clean up coreboot_tables.hBin Meng2016-03-171-73/+80
* x86: Move sysinfo related to sysinfo.hBin Meng2016-03-172-4/+2
* x86: Move asm/arch-coreboot/tables.h to a common placeBin Meng2016-03-172-1/+1
* x86: ivybridge: Add FSP supportBin Meng2016-02-212-0/+52
* x86: Drop pci_type1.c and DEFINE_PCI_DEVICE_TABLEBin Meng2016-02-051-7/+0
* x86: pci: Drop legacy PCI APIsBin Meng2016-02-051-12/+0
* x86: irq: Move irq_router to a per driver privBin Meng2016-02-051-4/+8
* x86: Drop asm/arch/gpio.hBin Meng2016-02-058-89/+0
* x86: qemu: add the ability to load and link ACPI tables from QEMUMiao Yan2016-01-281-0/+61
* x86: qemu: setup PM IO base for ACPI in southbridgeMiao Yan2016-01-282-0/+7
* x86: qemu: re-structure qemu_fwcfg_list_firmware()Miao Yan2016-01-281-3/+6
* x86: baytrail: Add option to disable the internal UART to setup_early_uart()Stefan Roese2016-01-281-1/+1
* x86: ivybridge: Use syscon for the GMA deviceSimon Glass2016-01-242-2/+4
* x86: Set up a shared syscon numbering schemaSimon Glass2016-01-241-0/+9
* x86: ivybridge: Drop XHCI supportSimon Glass2016-01-241-1/+0
* x86: ivybridge: Drop special EHCI initSimon Glass2016-01-241-1/+0
* x86: ivybridge: Sort out the calls to bridge_silicon_revision()Simon Glass2016-01-241-1/+7
* x86: ivybridge: Move code from pch.c to bd82x6x.cSimon Glass2016-01-241-18/+0
* x86: ivybridge: Convert pch.c to use DM PCI APISimon Glass2016-01-241-5/+37
* x86: ivybridge: Convert report_platform to DM PCI APISimon Glass2016-01-241-1/+1
* x86: ivybridge: Convert SDRAM init to use driver modelSimon Glass2016-01-241-5/+40
* x86: ivybridge: Move LPC init into the LPC probe() methodSimon Glass2016-01-241-2/+0
* x86: ivybridge: Move lpc_enable() into gma.cSimon Glass2016-01-241-1/+0
* x86: ivybridge: Use the SATA driver to do the initSimon Glass2016-01-241-1/+0
* x86: ivybridge: Drop the unused bd82x6x_init_extra()Simon Glass2016-01-241-1/+0
* x86: ivybridge: Do the SATA init before relocationSimon Glass2016-01-241-1/+0
* x86: ivybridge: Use driver model PCI API in bd82x6x.cSimon Glass2016-01-241-3/+0
* x86: ivybridge: Move northbridge and PCH init into driversSimon Glass2016-01-241-1/+0
* x86: Make x86_init_cpus() staticSimon Glass2016-01-241-2/+0
* x86: ivybridge: Move CPU init code into the driverSimon Glass2016-01-241-15/+0
* x86: ivybridge: Rename lpc_init() to lpc_init_extra()Simon Glass2016-01-241-1/+1
* x86: ivybridge: Rename bd82x6x_init()Simon Glass2016-01-241-1/+1
* x86: ivybridge: Move lpc_early_init() to probe()Simon Glass2016-01-241-10/+0
* dm: x86: Drop the weak cpu_irq_init() functionSimon Glass2016-01-241-10/+0
* dm: x86: Add a common PIRQ init functionSimon Glass2016-01-241-0/+7
* dm: x86: Set up interrupt routing from interrupt_init()Simon Glass2016-01-241-10/+0
* Add more SPDX-License-Identifier tagsTom Rini2016-01-191-12/+1
* Merge branch 'master' of git://git.denx.de/u-boot-x86Tom Rini2016-01-147-29/+159
|\
| * x86: qemu: add fw_cfg supportMiao Yan2016-01-131-0/+93
| * x86: ivybridge: Add macros for LPC decode rangesBin Meng2016-01-131-0/+10
| * x86: fsp: Set up init runtime buffer in update_fsp_configs()Bin Meng2016-01-131-1/+3
| * x86: fsp: Move struct fspinit_rtbuf definition to chipset headerBin Meng2016-01-134-16/+8
| * x86: fsp: Rename update_fsp_upd() and change its signatureBin Meng2016-01-131-3/+3
| * x86: fsp: Rename shared_data to fsp_config_dataBin Meng2016-01-134-7/+41
| * x86: fsp: Add boot_mode as a member of struct shared_dataBin Meng2016-01-131-0/+1
OpenPOWER on IntegriCloud