diff options
| author | Murali Karicheri <m-karicheri2@ti.com> | 2014-09-10 15:54:59 +0300 |
|---|---|---|
| committer | Tom Rini <trini@ti.com> | 2014-09-17 21:06:56 -0400 |
| commit | 6c343825dd8852843ee7426c579cb55520ad2fc8 (patch) | |
| tree | eadbd6bb5af57cc360c6a23bd9708e1bb86573f8 /arch/arm/include/asm/arch-keystone/ddr3.h | |
| parent | c292adae170fa8c27dca75963bdb0a9afc640e57 (diff) | |
| download | blackbird-obmc-uboot-6c343825dd8852843ee7426c579cb55520ad2fc8.tar.gz blackbird-obmc-uboot-6c343825dd8852843ee7426c579cb55520ad2fc8.zip | |
ARM: keystone: ddr3: workaround for ddr3a/3b memory issue
This patch implements a workaround to fix DDR3 memory issue.
The code for workaround detects PGSR0 errors and then preps for
and executes a software-controlled hard reset.In board_early_init,
where logic has been added to identify whether or not the previous
reset was a PORz. PLL initialization is skipped in the case of a
software-controlled hard reset.
Signed-off-by: Murali Karicheri <m-karicheri2@ti.com>
Signed-off-by: Keegan Garcia <kgarcia@ti.com>
Signed-off-by: Ivan Khoronzhuk <ivan.khoronzhuk@ti.com>
Diffstat (limited to 'arch/arm/include/asm/arch-keystone/ddr3.h')
| -rw-r--r-- | arch/arm/include/asm/arch-keystone/ddr3.h | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/arch/arm/include/asm/arch-keystone/ddr3.h b/arch/arm/include/asm/arch-keystone/ddr3.h index 4d229a25fa..6bf35d3543 100644 --- a/arch/arm/include/asm/arch-keystone/ddr3.h +++ b/arch/arm/include/asm/arch-keystone/ddr3.h @@ -50,6 +50,7 @@ struct ddr3_emif_config { void ddr3_init(void); void ddr3_reset_ddrphy(void); +void ddr3_err_reset_workaround(void); void ddr3_init_ddrphy(u32 base, struct ddr3_phy_config *phy_cfg); void ddr3_init_ddremif(u32 base, struct ddr3_emif_config *emif_cfg); |
